Code Review / openocd.git / blobdiff
? search:
summary | shortlog | log | commit | commitdiff | review | tree
raw | inline | side by side
TCL: fix non TCL comments
[openocd.git] / tcl / board / mini2440.cfg
diff --git a/tcl/board/mini2440.cfg b/tcl/board/mini2440.cfg
index 168896540f9c49a0f315e313d9a381d1de5a0475..c5adac360fc6e37a899385b98cb54c7147218fa1 100644 (file)
--- a/tcl/board/mini2440.cfg
+++ b/tcl/board/mini2440.cfg
@@ -182,10 +182,10 @@ proc init_2440 { } {
     # usb clock are off 12mHz xtal
     #-----------------------------------------------
 
-    mww phys 0x4C000014 0x00000005 #  Clock Divider control Reg
-    mww phys 0x4C000000 0xFFFFFFFF #  LOCKTIME count register
-    mww phys 0x4C000008 0x00038022 #  UPPLCON  USB clock config Reg
-    mww phys 0x4C000004 0x0007F021 #  MPPLCON  Proc clock config Reg
+    mww phys 0x4C000014 0x00000005 ;#  Clock Divider control Reg
+    mww phys 0x4C000000 0xFFFFFFFF ;#  LOCKTIME count register
+    mww phys 0x4C000008 0x00038022 ;#  UPPLCON  USB clock config Reg
+    mww phys 0x4C000004 0x0007F021 ;#  MPPLCON  Proc clock config Reg
 
     #-----------------------------------------------
     # Configure Memory controller
@@ -193,45 +193,45 @@ proc init_2440 { } {
     # DRAM - 64MB - 32 bit bus, uses BANKCON6 BANKCON7
     #-----------------------------------------------
 
-    mww phys 0x48000000 0x22111112 #  BWSCON - Bank and Bus Width
-    mww phys 0x48000010 0x00001112 #  BANKCON4 - ?
-    mww phys 0x4800001c 0x00018009 #  BANKCON6 - DRAM
-    mww phys 0x48000020 0x00018009 #  BANKCON7 - DRAM
-    mww phys 0x48000024 0x008E04EB #  REFRESH  - DRAM
-    mww phys 0x48000028 0x000000B2 #  BANKSIZE - DRAM
-    mww phys 0x4800002C 0x00000030 #  MRSRB6 - DRAM
-    mww phys 0x48000030 0x00000030 #  MRSRB7 - DRAM
+    mww phys 0x48000000 0x22111112 ;#  BWSCON - Bank and Bus Width
+    mww phys 0x48000010 0x00001112 ;#  BANKCON4 - ?
+    mww phys 0x4800001c 0x00018009 ;#  BANKCON6 - DRAM
+    mww phys 0x48000020 0x00018009 ;#  BANKCON7 - DRAM
+    mww phys 0x48000024 0x008E04EB ;#  REFRESH  - DRAM
+    mww phys 0x48000028 0x000000B2 ;#  BANKSIZE - DRAM
+    mww phys 0x4800002C 0x00000030 ;#  MRSRB6 - DRAM
+    mww phys 0x48000030 0x00000030 ;#  MRSRB7 - DRAM
 
     #-----------------------------------------------
     # Now port configuration for enables for memory
     # and other stuff.
     #-----------------------------------------------
 
-    mww phys 0x56000000        0x007FFFFF #  GPACON
+    mww phys 0x56000000        0x007FFFFF ;#  GPACON
 
-    mww phys 0x56000010        0x00295559 #  GPBCON
-    mww phys 0x56000018        0x000003FF #  GPBUP (PULLUP ENABLE)
-    mww phys 0x56000014        0x000007C2 #  GPBDAT
+    mww phys 0x56000010        0x00295559 ;#  GPBCON
+    mww phys 0x56000018        0x000003FF ;#  GPBUP (PULLUP ENABLE)
+    mww phys 0x56000014        0x000007C2 ;#  GPBDAT
 
-    mww phys 0x56000020        0xAAAAA6AA #  GPCCON
-    mww phys 0x56000028        0x0000FFFF #  GPCUP
-    mww phys 0x56000024        0x00000020 #  GPCDAT
+    mww phys 0x56000020        0xAAAAA6AA ;#  GPCCON
+    mww phys 0x56000028        0x0000FFFF ;#  GPCUP
+    mww phys 0x56000024        0x00000020 ;#  GPCDAT
 
-    mww phys 0x56000030        0xAAAAAAAA #  GPDCON
-    mww phys 0x56000038        0x0000FFFF #  GPDUP
+    mww phys 0x56000030        0xAAAAAAAA ;#  GPDCON
+    mww phys 0x56000038        0x0000FFFF ;#  GPDUP
 
-    mww phys 0x56000040        0xAAAAAAAA #  GPECON
-    mww phys 0x56000048        0x0000FFFF #  GPEUP
+    mww phys 0x56000040        0xAAAAAAAA ;#  GPECON
+    mww phys 0x56000048        0x0000FFFF ;#  GPEUP
 
-    mww phys 0x56000050        0x00001555 #  GPFCON
-    mww phys 0x56000058        0x0000007F #  GPFUP
-    mww phys 0x56000054        0x00000000 #  GPFDAT
+    mww phys 0x56000050        0x00001555 ;#  GPFCON
+    mww phys 0x56000058        0x0000007F ;#  GPFUP
+    mww phys 0x56000054        0x00000000 ;#  GPFDAT
 
-    mww phys 0x56000060        0x00150114 #  GPGCON
-    mww phys 0x56000068        0x0000007F #  GPGUP
+    mww phys 0x56000060        0x00150114 ;#  GPGCON
+    mww phys 0x56000068        0x0000007F ;#  GPGUP
 
-    mww phys 0x56000070        0x0015AAAA #  GPHCON
-    mww phys 0x56000078        0x000003FF #  GPGUP
+    mww phys 0x56000070        0x0015AAAA ;#  GPHCON
+    mww phys 0x56000078        0x000003FF ;#  GPGUP
 
 }
 
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)