X-Git-Url: https://review.openocd.org/gitweb?p=openocd.git;a=blobdiff_plain;f=src%2Ftarget%2Ftarget%2Feir-sam7se512.cfg;fp=src%2Ftarget%2Ftarget%2Feir-sam7se512.cfg;h=4c517bea441ffb526e371c3b4dffdbafded61383;hp=0000000000000000000000000000000000000000;hb=1c429d9ce7d54be12645addabe15cf81dda94737;hpb=996acf082c07c654c850317ca35b88c8c86f6935

diff --git a/src/target/target/eir-sam7se512.cfg b/src/target/target/eir-sam7se512.cfg
new file mode 100644
index 0000000000..4c517bea44
--- /dev/null
+++ b/src/target/target/eir-sam7se512.cfg
@@ -0,0 +1,24 @@
+#use combined on interfaces or targets that can't set TRST/SRST separately
+reset_config srst_only srst_pulls_trst
+
+#jtag scan chain
+#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
+jtag_device 4 0x1 0xf 0xe
+
+#target configuration
+daemon_startup reset
+
+#target <type> <startup mode>
+#target arm7tdmi <reset mode> <chainpos> <endianness> <variant>
+target arm7tdmi little run_and_init 0 arm7tdmi
+run_and_halt_time 0 30
+
+target_script 0 reset event/eir-sam7se512_reset.script
+
+working_area 0 0x00200000 0x4000 nobackup
+
+#flash bank <driver> <base> <size> <chip_width> <bus_width>
+flash bank at91sam7 0 0 0 0 0
+
+# For more information about the configuration files, take a 
+# look at the "Open On-Chip Debugger (openocd)" documentation.