Code Review / openocd.git / commit
? search:
summary | shortlog | log | commit | commitdiff | review | tree
(parent: b470b66) | patch
target: add Espressif ESP32-S2 basic support 40/6940/45
authorErhan Kurubas <erhan.kurubas@espressif.com>
Thu, 21 Apr 2022 05:53:54 +0000 (07:53 +0200)
committerAntonio Borneo <borneo.antonio@gmail.com>
Sat, 4 Jun 2022 08:18:44 +0000 (08:18 +0000)
commit78c87f5e81f8b3ee2a72aa546f87985596cb2b9f
treed4507e98ff15487c2ffb6a2890f23cd650bc3c6etree | snapshot
parentb470b664ca7ba3f21684848c3819d696fb3c890acommit | diff
target: add Espressif ESP32-S2 basic support

ESP32-S2 is a single core Xtensa chip.
Not full featured yet. Some of the missing functionality:
-Semihosting
-Flash breakpoints
-Flash loader
-Apptrace
-FreeRTOS

Signed-off-by: Erhan Kurubas <erhan.kurubas@espressif.com>
Change-Id: I2fb32978e801af5aa21616c581691406ad7cd6bb
Reviewed-on: https://review.openocd.org/c/openocd/+/6940
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-by: Ian Thompson <ianst@cadence.com>
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Tested-by: jenkins
17 files changed:
doc/openocd.texi diff | blob | history
src/target/Makefile.am diff | blob | history
src/target/espressif/Makefile.am [new file with mode: 0644] blob
src/target/espressif/esp32s2.c [new file with mode: 0644] blob
src/target/espressif/esp32s2.h [new file with mode: 0644] blob
src/target/espressif/esp_xtensa.c [new file with mode: 0644] blob
src/target/espressif/esp_xtensa.h [new file with mode: 0644] blob
src/target/target.c diff | blob | history
src/target/xtensa/Makefile.am [new file with mode: 0644] blob
src/target/xtensa/xtensa.c [new file with mode: 0644] blob
src/target/xtensa/xtensa.h [new file with mode: 0644] blob
src/target/xtensa/xtensa_debug_module.c [new file with mode: 0644] blob
src/target/xtensa/xtensa_debug_module.h [new file with mode: 0644] blob
src/target/xtensa/xtensa_regs.h [new file with mode: 0644] blob
tcl/board/esp32s2-kaluga-1.cfg [new file with mode: 0644] blob
tcl/interface/ftdi/esp32s2_kaluga_v1.cfg [new file with mode: 0644] blob
tcl/target/esp32s2.cfg [new file with mode: 0644] blob
Open On-Chip Debugger

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)