Edgar Grimberg sharpened the str912 target script.
authoroharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60>
Wed, 2 Apr 2008 14:47:21 +0000 (14:47 +0000)
committeroharboe <oharboe@b42882b7-edfa-0310-969c-e2dbd0fdcd60>
Wed, 2 Apr 2008 14:47:21 +0000 (14:47 +0000)
git-svn-id: svn://svn.berlios.de/openocd/trunk@535 b42882b7-edfa-0310-969c-e2dbd0fdcd60

src/target/event/str912_program.script [deleted file]
src/target/event/str912_reset.script [new file with mode: 0644]
src/target/target/str912.cfg

diff --git a/src/target/event/str912_program.script b/src/target/event/str912_program.script
deleted file mode 100644 (file)
index df0239b..0000000
+++ /dev/null
@@ -1,9 +0,0 @@
-str9x flash_config 0 4 2 0 0x80000
-flash protect 0 0 7 off
-
-
-
-
-
-
-
diff --git a/src/target/event/str912_reset.script b/src/target/event/str912_reset.script
new file mode 100644 (file)
index 0000000..8178c82
--- /dev/null
@@ -0,0 +1,21 @@
+mww 0xFFFFFD44, 0x00008000 #Disable watchdog\r
+mww 0xFFFFFC20, 0x00000601 #Enable Main oscillator\r
+sleep 20\r
+mww 0xFFFFFC30, 0x00000001 #Switch master clock to CPU clock, write 1 to PMC_MCKR\r
+sleep 20\r
+\r
+\r
+# -- Remap Flash Bank 0 at address 0x0 and Bank 1 at address 0x80000,\r
+#    when the bank 0 is the boot bank, then enable the Bank 1. */\r
+\r
+mww 0x54000000, 0x4 #BOOT BANK Size = (2^4) * 32 = 512KB\r
+mww 0x54000004, 0x2 #NON BOOT BANK Size = (2^2) * 8 = 32KB\r
+mww 0x5400000C, 0x0 #BOOT BANK Address = 0x0\r
+mww 0x54000010, 0x20000 #NON BOOT BANK Address = 0x80000\r
+mww 0x54000018, 0x18 #Enable CS on both banks\r
+\r
+# -- Enable 96K RAM */\r
+mww 0x5C002034, 0x0191 # PFQBC enabled / DTCM & AHB wait-states disabled\r
+arm966e cp15 15, 0x60000 #Set bits 17-18 (DTCM/ITCM order bits) of the Core Configuration Control Register\r
+\r
+flash protect 0 0 7 off\r
index 71aa062db756ff75b13732fa3cdc15ab1eb7453e..c749cd2cdc3561ffe45eb1656bef2b9ccb001a15 100644 (file)
@@ -15,7 +15,7 @@ jtag_device 5 0x1 0x1 0x1e
 target arm966e little reset_halt 1 arm966e
 run_and_halt_time 0 30
 
-target_script 0 gdb_program_config event/str912_program.script
+target_script 0 reset event/str912_reset.script
 
 working_area 0 0x50000000 16384 nobackup
 

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)