- added new and missing target scripts - stm32stick and str730
authorntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60>
Mon, 14 Apr 2008 08:15:23 +0000 (08:15 +0000)
committerntfreak <ntfreak@b42882b7-edfa-0310-969c-e2dbd0fdcd60>
Mon, 14 Apr 2008 08:15:23 +0000 (08:15 +0000)
git-svn-id: svn://svn.berlios.de/openocd/trunk@579 b42882b7-edfa-0310-969c-e2dbd0fdcd60

src/target/Makefile.am
src/target/target/stm32stick.cfg [new file with mode: 0644]
src/target/target/str730.cfg [new file with mode: 0644]
src/target/target/str750.cfg

index d975d6fc061379e8d87dc54e9064716436cd84d6..2619ca6a934ea299a7205f3cfadac4d2cc78c56f 100644 (file)
@@ -27,5 +27,6 @@ nobase_dist_pkglib_DATA = xscale/debug_handler.bin event/at91eb40a_reset.script
        ecos/at91eb40a.elf target/lm3s6965.cfg interface/parport.cfg \
        event/omap5912_reset.script interface/amontec-tiny.cfg interface/str9-comstick.cfg \
        target/epc9301.cfg target/ipx42x.cfg target/lpc2129.cfg target/netx500.cfg \
-       target/omap5912.cfg target/pxa270.cfg target/str750.cfg target/str9comstick.cfg
+       target/omap5912.cfg target/pxa270.cfg target/str750.cfg target/str9comstick.cfg \
+       target/str730.cfg target/stm32stick.cfg
   
diff --git a/src/target/target/stm32stick.cfg b/src/target/target/stm32stick.cfg
new file mode 100644 (file)
index 0000000..6694149
--- /dev/null
@@ -0,0 +1,25 @@
+# Hitex stm32 performance stick\r
+jtag_nsrst_delay 100\r
+jtag_ntrst_delay 100\r
+\r
+#use combined on interfaces or targets that can't set TRST/SRST separately\r
+reset_config trst_and_srst\r
+\r
+#jtag scan chain\r
+#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)\r
+jtag_device 4 0x1 0xf 0xe\r
+jtag_device 5 0x1 0x1 0x1e\r
+jtag_device 4 0x1 0xf 0xe\r
+\r
+#target <type> <startup mode>\r
+#target arm7tdmi <reset mode> <chainpos> <endianness> <variant>\r
+target cortex_m3 little reset_init 0\r
+run_and_halt_time 0 30\r
+\r
+working_area 0 0x20000000 16384 nobackup\r
+\r
+#flash bank str7x <base> <size> 0 0 <target#> <variant>\r
+flash bank stm32x 0 0 0 0 0\r
+\r
+# For more information about the configuration files, take a look at:\r
+# http://openfacts.berlios.de/index-en.phtml?title=Open+On-Chip+Debugger\r
diff --git a/src/target/target/str730.cfg b/src/target/target/str730.cfg
new file mode 100644 (file)
index 0000000..b3879a9
--- /dev/null
@@ -0,0 +1,28 @@
+#STR730 CPU\r
+\r
+#use combined on interfaces or targets that can\92t set TRST/SRST separately\r
+#reset_config trst_and_srst srst_pulls_trst\r
+reset_config trst_and_srst srst_pulls_trst\r
+\r
+#jtag scan chain\r
+#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)\r
+jtag_device 4 0x1 0xf 0xe\r
+\r
+#jtag nTRST and nSRST delay\r
+jtag_nsrst_delay 500\r
+jtag_ntrst_delay 500\r
+\r
+#target configuration\r
+daemon_startup reset\r
+\r
+#target <type> <startup mode>\r
+#target arm7tdmi <reset mode> <chainpos> <endianness> <variant>\r
+target arm7tdmi little run_and_halt 0 arm7tdmi\r
+\r
+run_and_halt_time 0 30\r
+\r
+working_area 0 0x40000000 0x4000 nobackup\r
+\r
+#flash bank <driver> <base> <size> <chip_width> <bus_width>\r
+flash bank str7x 0x20000000 0x00040000 0 0 0 STR3x\r
+\r
index 6e7c21802c7b54a51169d5a31cebd52048df94c7..e6c094805b6f275cf3358de9fdd2d416194b254f 100644 (file)
@@ -1,19 +1,29 @@
 #STR750 CPU\r
+\r
 #use combined on interfaces or targets that can\92t set TRST/SRST separately\r
 #reset_config trst_and_srst srst_pulls_trst\r
 reset_config trst_and_srst srst_pulls_trst\r
+\r
 #jtag scan chain\r
 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)\r
 jtag_device 4 0x1 0xf 0xe\r
+\r
 #jtag nTRST and nSRST delay\r
 jtag_nsrst_delay 500\r
 jtag_ntrst_delay 500\r
+\r
 #target configuration\r
 daemon_startup reset\r
+\r
 #target <type> <startup mode>\r
 #target arm7tdmi <reset mode> <chainpos> <endianness> <variant>\r
 target arm7tdmi little run_and_halt 0 arm7tdmi\r
+\r
 run_and_halt_time 0 30\r
+\r
 working_area 0 0x40000000 0x4000 nobackup\r
+\r
 #flash bank <driver> <base> <size> <chip_width> <bus_width>\r
-flash bank str7x 0x20000000 0x000040000 0 0 0 STR75x\r
+flash bank str7x 0x20000000 0x00040000 0 0 0 STR75x\r
+flash bank str7x 0x200C0000 0x00004000 0 0 0 STR75x\r
+\r

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)