It depends on the particular target whether it can work with SRST
asserted or not, so this belongs to the target config rather than the
board config.
Also, this allows for simple
openocd -f myboard.cfg -c "reset_config connect_assert_srst"
command to be used whenever a user feels a need to connect to an
unresponsive target.
Change-Id: I3d8da9ae47088fc0c75a20bfdd20074be1014de0
Signed-off-by: Paul Fertser <fercerpav@gmail.com>
Reviewed-on: http://openocd.zylin.com/2459
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
27 files changed:
-# This is for all ST NUCLEO with any STM32F0. Know Boards at the moment:
+# This is for all ST NUCLEO with any STM32F0. Known boards at the moment:
# STM32F030R8
# http://www.st.com/web/catalog/tools/FM116/SC959/SS1532/LN1847/PF259997
# NUCLEO-F072RB
# STM32F030R8
# http://www.st.com/web/catalog/tools/FM116/SC959/SS1532/LN1847/PF259997
# NUCLEO-F072RB
source [find target/stm32f0x.cfg]
source [find target/stm32f0x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f1x.cfg]
source [find target/stm32f1x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f3x.cfg]
source [find target/stm32f3x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
-# This is for all ST NUCLEO with any STM32F. Know Boards at the moment:
+# This is for all ST NUCLEO with any STM32F4. Known boards at the moment:
# STM32F401RET6
# http://www.st.com/web/catalog/tools/FM116/SC959/SS1532/LN1847/PF260000
# STM32F411RET6
# STM32F401RET6
# http://www.st.com/web/catalog/tools/FM116/SC959/SS1532/LN1847/PF260000
# STM32F411RET6
source [find target/stm32f4x.cfg]
source [find target/stm32f4x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f0x.cfg]
source [find target/stm32f0x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f2x.cfg]
source [find target/stm32f2x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f4x.cfg]
source [find target/stm32f4x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f4x.cfg]
source [find target/stm32f4x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f4x.cfg]
source [find target/stm32f4x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
set WORKAREASIZE 0x2000
source [find target/stm32f0x.cfg]
set WORKAREASIZE 0x2000
source [find target/stm32f0x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f3x.cfg]
source [find target/stm32f3x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
source [find target/stm32f4x.cfg]
source [find target/stm32f4x.cfg]
-# use hardware reset, connect under reset supported
-reset_config srst_only srst_nogate
source [find target/stm32f4x.cfg]
source [find target/stm32f4x.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
set WORKAREASIZE 0x2000
source [find target/stm32l0.cfg]
set WORKAREASIZE 0x2000
source [find target/stm32l0.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
set WORKAREASIZE 0x4000
source [find target/stm32l1.cfg]
set WORKAREASIZE 0x4000
source [find target/stm32l1.cfg]
-# use hardware reset, connect under reset
-reset_config srst_only srst_nogate
set WORKAREASIZE 0x2000
source [find target/stm32f1x.cfg]
set WORKAREASIZE 0x2000
source [find target/stm32f1x.cfg]
target create $_TARGETNAME cortex_m -chain-position $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -chain-position $_CHIPNAME.cpu
-$_CHIPNAME.cpu configure -event examine-start { puts "START..." ; }
-$_CHIPNAME.cpu configure -event examine-end { puts "END..." ; }
+reset_config srst_nogate
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
target create $_TARGETNAME cortex_m -chain-position $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m -chain-position $_CHIPNAME.cpu
-$_CHIPNAME.cpu configure -event examine-start { puts "START..." ; }
-$_CHIPNAME.cpu configure -event examine-end { puts "END..." ; }
+reset_config srst_nogate
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# specifies up to 1MHz for VLPR mode.
adapter_khz 1000
# specifies up to 1MHz for VLPR mode.
adapter_khz 1000
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f1x 0 0 0 0 $_TARGETNAME
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32f1x 0 0 0 0 $_TARGETNAME
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
+reset_config srst_nogate
+
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
if {![using_hla]} {
# if srst is not fitted use SYSRESETREQ to
# perform a soft reset
# 64k (0x10000) of flash
flash bank $_FLASHNAME em357 0x08000000 0x10000 0 0 $_TARGETNAME
# 64k (0x10000) of flash
flash bank $_FLASHNAME em357 0x08000000 0x10000 0 0 $_TARGETNAME
+reset_config srst_nogate
+
if {![using_hla]} {
cortex_m reset_config sysresetreq
}
if {![using_hla]} {
cortex_m reset_config sysresetreq
}
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)