ARM: cygwin complile fixes
authorDavid Brownell <dbrownell@users.sourceforge.net>
Tue, 8 Dec 2009 10:00:35 +0000 (02:00 -0800)
committerDavid Brownell <dbrownell@users.sourceforge.net>
Tue, 8 Dec 2009 10:00:35 +0000 (02:00 -0800)
It's as if despite integers being 32-bits, GCC refuses to
convert a "uint32_t" to one of them.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
src/target/arm_disassembler.c

index 407d2904a44df9ff99911b0d62e92d99c93e496a..5c8ad6a00746a8fd4156d12b9f4f106ec730e678 100644 (file)
@@ -158,14 +158,16 @@ static int evaluate_srs(uint32_t opcode,
                                "\t0x%8.8" PRIx32
                                "\tSRS%s\tSP%s, #%d",
                                address, opcode,
-                               mode, wback, opcode & 0x1f);
+                               mode, wback,
+                               (unsigned)(opcode & 0x1f));
                break;
        case 0x08100000:
                snprintf(instruction->text, 128, "0x%8.8" PRIx32
                                "\t0x%8.8" PRIx32
                                "\tRFE%s\tr%d%s",
                                address, opcode,
-                               mode, (opcode >> 16) & 0xf, wback);
+                               mode,
+                               (unsigned)((opcode >> 16) & 0xf), wback);
                break;
        default:
                return evaluate_unknown(opcode, address, instruction);
@@ -3467,14 +3469,14 @@ static int t2ev_ldm_stm(uint32_t opcode, uint32_t address,
        case 6:
                sprintf(cp, "SRS%s\tsp%s, #%d", mode,
                                t ? "!" : "",
-                               opcode & 0x1f);
+                               (unsigned) (opcode & 0x1f));
                return ERROR_OK;
        case 1:
                mode = "DB";
                /* FALL THROUGH */
        case 7:
                sprintf(cp, "RFE%s\tr%d%s", mode,
-                               (opcode >> 16) & 0xf,
+                               (unsigned) ((opcode >> 16) & 0xf),
                                t ? "!" : "");
                return ERROR_OK;
        case 2:

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)