Glyn Tonga2: Faster JTAG speed after CPU/RAM init.
authorUwe Hermann <uwe@hermann-uwe.de>
Tue, 10 Apr 2012 22:02:51 +0000 (00:02 +0200)
committerSpencer Oliver <spen@spen-soft.co.uk>
Fri, 13 Apr 2012 08:57:29 +0000 (08:57 +0000)
Change-Id: Ib08dae0035355138c468483a7ee2d73aadedf430
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Reviewed-on: http://openocd.zylin.com/564
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
tcl/board/glyn_tonga2.cfg

index 783ef9fa48b3f6428f8f112307411e02bbb2301c..17ed3cf20b1f8e6451b3b81cccfc6b410411a226 100644 (file)
@@ -16,10 +16,38 @@ source [find target/tmpa900.cfg]
 # Target configuration #
 ########################
 
-$_TARGETNAME configure -event reset-init { tonga2_init }
+# Initial JTAG speed should not exceed 1/6 of the initial CPU clock
+# frequency (24MHz). Be conservative and use 1/8 of the frequency.
+# (24MHz / 8 = 3MHz)
+adapter_khz 3000
 
-proc tonga2_init { } {
+$_TARGETNAME configure -event reset-start {
+       # Upon reset, set the JTAG frequency to 3MHz again, see above.
+       echo "Setting JTAG speed to 3MHz until clocks are initialized."
+       adapter_khz 3000
+
+       # Halt the CPU.
+       halt
+
+       # Disable faster memory access for now.
+       arm7_9 fast_memory_access disable
+}
+
+$_TARGETNAME configure -event reset-init {
+       # Setup clocks, and initialize SRAM and DDR SDRAM.
+       tonga2_init
 
+       # At this point the CPU is running at 192MHz, increase JTAG speed.
+       # Tests showed that 15MHz works OK, higher speeds can cause problems,
+       # though. Not sure if this is a CPU issue or JTAG adapter issue.
+       echo "Increasing JTAG speed to 15MHz."
+       adapter_khz 15000
+
+       # Enable faster memory access.
+       arm7_9 fast_memory_access enable
+}
+
+proc tonga2_init { } {
        ######################
        # PLL initialization #
        ######################
@@ -160,6 +188,8 @@ proc tonga2_init { } {
        # smc_direct_cmd_5 (SMC Direct Command register):
        # cmd_type = UpdateRegs, chip_select = CS1
        mww 0xf4311010 0x00c00000
+
+       echo "Clocks, SRAM, and DDR SDRAM are now initialized."
 }
 
 #######################

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)