1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
26 #ifndef ARMV7M_COMMON_H
27 #define ARMV7M_COMMON_H
29 #include <target/arm_adi_v5.h>
32 /* define for enabling armv7 gdb workarounds */
34 #define ARMV7_GDB_HACKS
39 ARMV7M_MODE_THREAD
= 0,
40 ARMV7M_MODE_USER_THREAD
= 1,
41 ARMV7M_MODE_HANDLER
= 2,
45 extern char *armv7m_mode_strings
[];
49 ARMV7M_REGISTER_CORE_GP
,
50 ARMV7M_REGISTER_CORE_SP
,
51 ARMV7M_REGISTER_MEMMAP
54 char *armv7m_exception_string(int number
);
56 /* offsets into armv7m core register cache */
59 /* for convenience, the first set of indices match
60 * the Cortex-M3 DCRSR selectors
86 /* this next set of indices is arbitrary */
93 #define ARMV7M_COMMON_MAGIC 0x2A452A45
98 struct reg_cache
*core_cache
;
99 enum armv7m_mode core_mode
;
100 int exception_number
;
101 struct swjdp_common swjdp_info
;
103 /* Direct processor core register read and writes */
104 int (*load_core_reg_u32
)(struct target
*target
, enum armv7m_regtype type
, uint32_t num
, uint32_t *value
);
105 int (*store_core_reg_u32
)(struct target
*target
, enum armv7m_regtype type
, uint32_t num
, uint32_t value
);
106 /* register cache to processor synchronization */
107 int (*read_core_reg
)(struct target
*target
, unsigned num
);
108 int (*write_core_reg
)(struct target
*target
, unsigned num
);
110 int (*examine_debug_reason
)(struct target
*target
);
111 void (*post_debug_entry
)(struct target
*target
);
113 void (*pre_restore_context
)(struct target
*target
);
114 void (*post_restore_context
)(struct target
*target
);
117 static inline struct armv7m_common
*
118 target_to_armv7m(struct target
*target
)
120 return target
->arch_info
;
123 struct armv7m_algorithm
127 enum armv7m_mode core_mode
;
130 struct armv7m_core_reg
133 enum armv7m_regtype type
;
134 struct target
*target
;
135 struct armv7m_common
*armv7m_common
;
138 struct reg_cache
*armv7m_build_reg_cache(struct target
*target
);
139 enum armv7m_mode
armv7m_number_to_mode(int number
);
140 int armv7m_mode_to_number(enum armv7m_mode mode
);
142 int armv7m_arch_state(struct target
*target
);
143 int armv7m_get_gdb_reg_list(struct target
*target
,
144 struct reg
**reg_list
[], int *reg_list_size
);
146 int armv7m_init_arch_info(struct target
*target
, struct armv7m_common
*armv7m
);
148 int armv7m_run_algorithm(struct target
*target
,
149 int num_mem_params
, struct mem_param
*mem_params
,
150 int num_reg_params
, struct reg_param
*reg_params
,
151 uint32_t entry_point
, uint32_t exit_point
,
152 int timeout_ms
, void *arch_info
);
154 int armv7m_invalidate_core_regs(struct target
*target
);
156 int armv7m_restore_context(struct target
*target
);
158 int armv7m_checksum_memory(struct target
*target
,
159 uint32_t address
, uint32_t count
, uint32_t* checksum
);
160 int armv7m_blank_check_memory(struct target
*target
,
161 uint32_t address
, uint32_t count
, uint32_t* blank
);
163 extern const struct command_registration armv7m_command_handlers
[];
165 /* Thumb mode instructions
168 /* Move to Register from Special Register (Thumb mode) 32 bit Thumb2 instruction
169 * Rd: destination register
170 * SYSm: source special register
172 #define ARMV7M_T_MRS(Rd, SYSm) ((0xF3EF) | ((0x8000 | (Rd << 8) | SYSm) << 16))
174 /* Move from Register from Special Register (Thumb mode) 32 bit Thumb2 instruction
175 * Rd: source register
176 * SYSm: destination special register
178 #define ARMV7M_T_MSR(SYSm, Rn) ((0xF380 | (Rn << 8)) | ((0x8800 | SYSm) << 16))
180 /* Change Processor State. The instruction modifies the PRIMASK and FAULTMASK
181 * special-purpose register values (Thumb mode) 16 bit Thumb2 instruction
182 * Rd: source register
187 #define ARMV7M_T_CPSID(IF) ((0xB660 | (1 << 8) | (IF&0x3)) | ((0xB660 | (1 << 8) | (IF&0x3)) << 16))
188 #define ARMV7M_T_CPSIE(IF) ((0xB660 | (0 << 8) | (IF&0x3)) | ((0xB660 | (0 << 8) | (IF&0x3)) << 16))
190 /* Breakpoint (Thumb mode) v5 onwards
191 * Im: immediate value used by debugger
193 #define ARMV7M_T_BKPT(Im) ((0xBE00 | Im) | ((0xBE00 | Im) << 16))
195 /* Store register (Thumb mode)
196 * Rd: source register
199 #define ARMV7M_T_STR(Rd, Rn) ((0x6000 | Rd | (Rn << 3)) | ((0x6000 | Rd | (Rn << 3)) << 16))
201 /* Load register (Thumb state)
202 * Rd: destination register
205 #define ARMV7M_T_LDR(Rd, Rn) ((0x6800 | (Rn << 3) | Rd) | ((0x6800 | (Rn << 3) | Rd) << 16))
207 /* Load multiple (Thumb state)
209 * List: for each bit in list: store register
211 #define ARMV7M_T_LDMIA(Rn, List) ((0xc800 | (Rn << 8) | List) | ((0xc800 | (Rn << 8) | List) << 16))
213 /* Load register with PC relative addressing
214 * Rd: register to load
216 #define ARMV7M_T_LDR_PCREL(Rd) ((0x4800 | (Rd << 8)) | ((0x4800 | (Rd << 8)) << 16))
218 /* Move hi register (Thumb mode)
219 * Rd: destination register
220 * Rm: source register
222 #define ARMV7M_T_MOV(Rd, Rm) ((0x4600 | (Rd & 0x7) | ((Rd & 0x8) << 4) | ((Rm & 0x7) << 3) | ((Rm & 0x8) << 3)) | ((0x4600 | (Rd & 0x7) | ((Rd & 0x8) << 4) | ((Rm & 0x7) << 3) | ((Rm & 0x8) << 3)) << 16))
224 /* No operation (Thumb mode)
226 #define ARMV7M_T_NOP (0x46c0 | (0x46c0 << 16))
228 /* Move immediate to register (Thumb state)
229 * Rd: destination register
230 * Im: 8-bit immediate value
232 #define ARMV7M_T_MOV_IM(Rd, Im) ((0x2000 | (Rd << 8) | Im) | ((0x2000 | (Rd << 8) | Im) << 16))
234 /* Branch and Exchange
235 * Rm: register containing branch target
237 #define ARMV7M_T_BX(Rm) ((0x4700 | (Rm << 3)) | ((0x4700 | (Rm << 3)) << 16))
239 /* Branch (Thumb state)
242 #define ARMV7M_T_B(Imm) ((0xe000 | Imm) | ((0xe000 | Imm) << 16))
244 #endif /* ARMV7M_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)