1 /***************************************************************************
2 * Copyright (C) 2013 by Andrey Yurovsky *
3 * Andrey Yurovsky <yurovsky@gmail.com> *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
17 ***************************************************************************/
25 #include <jtag/jtag.h>
26 #include <target/cortex_m.h>
28 /* At this time, the SAM4L Flash is available in these capacities:
29 * ATSAM4Lx4xx: 256KB (512 pages)
30 * ATSAM4Lx2xx: 128KB (256 pages)
31 * ATSAM4Lx8xx: 512KB (1024 pages)
34 /* There are 16 lockable regions regardless of overall capacity. The number
35 * of pages per sector is therefore dependant on capacity. */
36 #define SAM4L_NUM_SECTORS 16
38 /* Locations in memory map */
39 #define SAM4L_FLASH ((uint32_t)0x00000000) /* Flash region */
40 #define SAM4L_FLASH_USER 0x00800000 /* Flash user page region */
41 #define SAM4L_FLASHCALW 0x400A0000 /* Flash controller */
42 #define SAM4L_CHIPID 0x400E0740 /* Chip Identification */
44 /* Offsets from SAM4L_FLASHCALW */
45 #define SAM4L_FCR 0x00 /* Flash Control Register (RW) */
46 #define SAM4L_FCMD 0x04 /* Flash Command Register (RW) */
47 #define SAM4L_FSR 0x08 /* Flash Status Register (RO) */
48 #define SAM4L_FPR 0x0C /* Flash Parameter Register (RO) */
49 #define SAM4L_FVR 0x10 /* Flash Version Register (RO) */
50 #define SAM4L_FGPFRHI 0x14 /* Flash General Purpose Register High (RO) */
51 #define SAM4L_FGPFRLO 0x18 /* Flash General Purpose Register Low (RO) */
53 /* Offsets from SAM4L_CHIPID */
54 #define SAM4L_CIDR 0x00 /* Chip ID Register (RO) */
55 #define SAM4L_EXID 0x04 /* Chip ID Extension Register (RO) */
57 /* Flash commands (for SAM4L_FCMD), see Table 14-5 */
58 #define SAM4L_FCMD_NOP 0 /* No Operation */
59 #define SAM4L_FCMD_WP 1 /* Write Page */
60 #define SAM4L_FCMD_EP 2 /* Erase Page */
61 #define SAM4L_FCMD_CPB 3 /* Clear Page Buffer */
62 #define SAM4L_FCMD_LP 4 /* Lock region containing given page */
63 #define SAM4L_FCMD_UP 5 /* Unlock region containing given page */
64 #define SAM4L_FCMD_EA 6 /* Erase All */
65 #define SAM4L_FCMD_WGPB 7 /* Write general-purpose fuse bit */
66 #define SAM4L_FCMD_EGPB 8 /* Erase general-purpose fuse bit */
67 #define SAM4L_FCMD_SSB 9 /* Set security fuses */
68 #define SAM4L_FCMD_PGPFB 10 /* Program general-purpose fuse byte */
69 #define SAM4L_FCMD_EAGPF 11 /* Erase all general-purpose fuse bits */
70 #define SAM4L_FCMD_QPR 12 /* Quick page read */
71 #define SAM4L_FCMD_WUP 13 /* Write user page */
72 #define SAM4L_FCMD_EUP 14 /* Erase user page */
73 #define SAM4L_FCMD_QPRUP 15 /* Quick page read (user page) */
74 #define SAM4L_FCMD_HSEN 16 /* High speed mode enable */
75 #define SAM4L_FCMD_HSDIS 17 /* High speed mode disable */
77 #define SAM4L_FMCD_CMDKEY 0xA5UL /* 'key' to issue commands, see 14.10.2 */
80 /* SMAP registers and bits */
81 #define SMAP_BASE 0x400A3000
83 #define SMAP_SCR (SMAP_BASE + 8)
84 #define SMAP_SCR_HCR (1 << 1)
87 struct sam4l_chip_info
{
93 /* These are taken from Table 9-1 in 42023E-SAM-07/2013 */
94 static const struct sam4l_chip_info sam4l_known_chips
[] = {
95 { 0xAB0B0AE0, 0x1400000F, "ATSAM4LC8C" },
96 { 0xAB0A09E0, 0x0400000F, "ATSAM4LC4C" },
97 { 0xAB0A07E0, 0x0400000F, "ATSAM4LC2C" },
98 { 0xAB0B0AE0, 0x1300000F, "ATSAM4LC8B" },
99 { 0xAB0A09E0, 0x0300000F, "ATSAM4LC4B" },
100 { 0xAB0A07E0, 0x0300000F, "ATSAM4LC2B" },
101 { 0xAB0B0AE0, 0x1200000F, "ATSAM4LC8A" },
102 { 0xAB0A09E0, 0x0200000F, "ATSAM4LC4A" },
103 { 0xAB0A07E0, 0x0200000F, "ATSAM4LC2A" },
104 { 0xAB0B0AE0, 0x14000002, "ATSAM4LS8C" },
105 { 0xAB0A09E0, 0x04000002, "ATSAM4LS4C" },
106 { 0xAB0A07E0, 0x04000002, "ATSAM4LS2C" },
107 { 0xAB0B0AE0, 0x13000002, "ATSAM4LS8B" },
108 { 0xAB0A09E0, 0x03000002, "ATSAM4LS4B" },
109 { 0xAB0A07E0, 0x03000002, "ATSAM4LS2B" },
110 { 0xAB0B0AE0, 0x12000002, "ATSAM4LS8A" },
111 { 0xAB0A09E0, 0x02000002, "ATSAM4LS4A" },
112 { 0xAB0A07E0, 0x02000002, "ATSAM4LS2A" },
115 /* Meaning of SRAMSIZ field in CHIPID, see 9.3.1 in 42023E-SAM-07/2013 */
116 static const uint16_t sam4l_ram_sizes
[16] = { 48, 1, 2, 6, 24, 4, 80, 160, 8, 16, 32, 64, 128, 256, 96, 512 };
118 /* Meaning of PSZ field in FPR, see 14.10.4 in 42023E-SAM-07/2013 */
119 static const uint16_t sam4l_page_sizes
[8] = { 32, 64, 128, 256, 512, 1024, 2048, 4096 };
122 const struct sam4l_chip_info
*details
;
129 unsigned int pages_per_sector
;
132 struct target
*target
;
136 static int sam4l_flash_wait_until_ready(struct target
*target
)
138 volatile unsigned int t
= 0;
142 /* Poll the status register until the FRDY bit is set */
144 res
= target_read_u32(target
, SAM4L_FLASHCALW
+ SAM4L_FSR
, &st
);
145 } while (res
== ERROR_OK
&& !(st
& (1<<0)) && ++t
< 10);
150 static int sam4l_flash_check_error(struct target
*target
, uint32_t *err
)
155 res
= target_read_u32(target
, SAM4L_FLASHCALW
+ SAM4L_FSR
, &st
);
158 *err
= st
& ((1<<3) | (1<<2)); /* grab PROGE and LOCKE bits */
163 static int sam4l_flash_command(struct target
*target
, uint8_t cmd
, int page
)
169 res
= sam4l_flash_wait_until_ready(target
);
174 /* Set the page number. For some commands, the page number is just an
175 * argument (ex: fuse bit number). */
176 fcmd
= (SAM4L_FMCD_CMDKEY
<< 24) | ((page
& 0xFFFF) << 8) | (cmd
& 0x3F);
178 /* Reuse the page number that was read from the flash command register. */
179 res
= target_read_u32(target
, SAM4L_FLASHCALW
+ SAM4L_FCMD
, &fcmd
);
183 fcmd
&= ~0x3F; /* clear out the command code */
184 fcmd
|= (SAM4L_FMCD_CMDKEY
<< 24) | (cmd
& 0x3F);
187 /* Send the command */
188 res
= target_write_u32(target
, SAM4L_FLASHCALW
+ SAM4L_FCMD
, fcmd
);
192 res
= sam4l_flash_check_error(target
, &err
);
197 LOG_ERROR("%s got error status 0x%08" PRIx32
, __func__
, err
);
199 res
= sam4l_flash_wait_until_ready(target
);
204 FLASH_BANK_COMMAND_HANDLER(sam4l_flash_bank_command
)
206 if (bank
->base
!= SAM4L_FLASH
) {
207 LOG_ERROR("Address " TARGET_ADDR_FMT
208 " invalid bank address (try 0x%08" PRIx32
209 "[at91sam4l series] )",
210 bank
->base
, SAM4L_FLASH
);
214 struct sam4l_info
*chip
;
215 chip
= calloc(1, sizeof(*chip
));
217 LOG_ERROR("No memory for flash bank chip info");
221 chip
->target
= bank
->target
;
222 chip
->probed
= false;
224 bank
->driver_priv
= chip
;
229 static const struct sam4l_chip_info
*sam4l_find_chip_name(uint32_t id
, uint32_t exid
)
235 for (i
= 0; i
< ARRAY_SIZE(sam4l_known_chips
); i
++) {
236 if (sam4l_known_chips
[i
].id
== id
&& sam4l_known_chips
[i
].exid
== exid
)
237 return &sam4l_known_chips
[i
];
243 static int sam4l_check_page_erased(struct flash_bank
*bank
, uint32_t pn
,
249 /* Issue a quick page read to verify that we've erased this page */
250 res
= sam4l_flash_command(bank
->target
, SAM4L_FCMD_QPR
, pn
);
251 if (res
!= ERROR_OK
) {
252 LOG_ERROR("Quick page read %" PRIu32
" failed", pn
);
256 /* Retrieve the flash status */
257 res
= target_read_u32(bank
->target
, SAM4L_FLASHCALW
+ SAM4L_FSR
, &st
);
258 if (res
!= ERROR_OK
) {
259 LOG_ERROR("Couldn't read erase status");
263 /* Is the page in question really erased? */
264 *is_erased_p
= !!(st
& (1<<5));
269 static int sam4l_probe(struct flash_bank
*bank
)
271 uint32_t id
, exid
, param
;
273 struct sam4l_info
*chip
= (struct sam4l_info
*)bank
->driver_priv
;
278 res
= target_read_u32(bank
->target
, SAM4L_CHIPID
+ SAM4L_CIDR
, &id
);
279 if (res
!= ERROR_OK
) {
280 LOG_ERROR("Couldn't read chip ID");
284 res
= target_read_u32(bank
->target
, SAM4L_CHIPID
+ SAM4L_EXID
, &exid
);
285 if (res
!= ERROR_OK
) {
286 LOG_ERROR("Couldn't read extended chip ID");
290 chip
->details
= sam4l_find_chip_name(id
, exid
);
292 /* The RAM capacity is in a lookup table. */
293 chip
->ram_kb
= sam4l_ram_sizes
[0xF & (id
>> 16)];
295 switch (0xF & (id
>> 8)) {
297 chip
->flash_kb
= 128;
300 chip
->flash_kb
= 256;
303 chip
->flash_kb
= 512;
306 LOG_ERROR("Unknown flash size (chip ID is %08" PRIx32
"), assuming 128K", id
);
307 chip
->flash_kb
= 128;
311 /* Retrieve the Flash parameters */
312 res
= target_read_u32(bank
->target
, SAM4L_FLASHCALW
+ SAM4L_FPR
, ¶m
);
313 if (res
!= ERROR_OK
) {
314 LOG_ERROR("Couldn't read Flash parameters");
318 /* Fetch the page size from the parameter register. Technically the flash
319 * capacity is there too though the manual mentions that not all parts will
320 * have it set so we use the Chip ID capacity information instead. */
321 chip
->page_size
= sam4l_page_sizes
[0x7 & (param
>> 8)];
322 assert(chip
->page_size
);
323 chip
->num_pages
= chip
->flash_kb
* 1024 / chip
->page_size
;
325 chip
->sector_size
= (chip
->flash_kb
* 1024) / SAM4L_NUM_SECTORS
;
326 chip
->pages_per_sector
= chip
->sector_size
/ chip
->page_size
;
328 /* Make sure the bank size is correct */
329 bank
->size
= chip
->flash_kb
* 1024;
331 /* Allocate the sector table. */
332 bank
->num_sectors
= SAM4L_NUM_SECTORS
;
333 bank
->sectors
= calloc(bank
->num_sectors
, (sizeof((bank
->sectors
)[0])));
337 /* Fill out the sector information: all SAM4L sectors are the same size and
338 * there is always a fixed number of them. */
339 for (unsigned int i
= 0; i
< bank
->num_sectors
; i
++) {
340 bank
->sectors
[i
].size
= chip
->sector_size
;
341 bank
->sectors
[i
].offset
= i
* chip
->sector_size
;
342 /* mark as unknown */
343 bank
->sectors
[i
].is_erased
= -1;
344 bank
->sectors
[i
].is_protected
= -1;
350 LOG_INFO("SAM4L MCU: %s (Rev %c) (%" PRIu32
"KB Flash with %d %" PRIu32
"B pages, %" PRIu32
"KB RAM)",
351 chip
->details
? chip
->details
->name
: "unknown", (char)('A' + (id
& 0xF)),
352 chip
->flash_kb
, chip
->num_pages
, chip
->page_size
, chip
->ram_kb
);
357 static int sam4l_protect_check(struct flash_bank
*bank
)
361 struct sam4l_info
*chip
= (struct sam4l_info
*)bank
->driver_priv
;
363 if (bank
->target
->state
!= TARGET_HALTED
) {
364 LOG_ERROR("Target not halted");
366 return ERROR_TARGET_NOT_HALTED
;
370 if (sam4l_probe(bank
) != ERROR_OK
)
371 return ERROR_FLASH_BANK_NOT_PROBED
;
374 res
= target_read_u32(bank
->target
, SAM4L_FLASHCALW
+ SAM4L_FSR
, &st
);
378 st
>>= 16; /* There are 16 lock region bits in the upper half word */
379 for (unsigned int i
= 0; i
< bank
->num_sectors
; i
++)
380 bank
->sectors
[i
].is_protected
= !!(st
& (1<<i
));
385 static int sam4l_protect(struct flash_bank
*bank
, int set
, unsigned int first
,
388 struct sam4l_info
*chip
= (struct sam4l_info
*)bank
->driver_priv
;
390 if (bank
->target
->state
!= TARGET_HALTED
) {
391 LOG_ERROR("Target not halted");
393 return ERROR_TARGET_NOT_HALTED
;
397 if (sam4l_probe(bank
) != ERROR_OK
)
398 return ERROR_FLASH_BANK_NOT_PROBED
;
401 /* Make sure the pages make sense. */
402 if (first
>= bank
->num_sectors
|| last
>= bank
->num_sectors
) {
403 LOG_ERROR("Protect range %u - %u not valid (%u sectors total)", first
, last
,
408 /* Try to lock or unlock each sector in the range. This is done by locking
409 * a region containing one page in that sector, we arbitrarily choose the 0th
410 * page in the sector. */
411 for (unsigned int i
= first
; i
<= last
; i
++) {
414 res
= sam4l_flash_command(bank
->target
,
415 set
? SAM4L_FCMD_LP
: SAM4L_FCMD_UP
, i
* chip
->pages_per_sector
);
416 if (res
!= ERROR_OK
) {
417 LOG_ERROR("Can't %slock region containing page %d", set
? "" : "un", i
);
425 static int sam4l_erase(struct flash_bank
*bank
, unsigned int first
,
429 struct sam4l_info
*chip
= (struct sam4l_info
*)bank
->driver_priv
;
431 if (bank
->target
->state
!= TARGET_HALTED
) {
432 LOG_ERROR("Target not halted");
434 return ERROR_TARGET_NOT_HALTED
;
438 if (sam4l_probe(bank
) != ERROR_OK
)
439 return ERROR_FLASH_BANK_NOT_PROBED
;
442 /* Make sure the pages make sense. */
443 if (first
>= bank
->num_sectors
|| last
>= bank
->num_sectors
) {
444 LOG_ERROR("Erase range %u - %u not valid (%u sectors total)", first
, last
,
450 if ((first
== 0) && ((last
+ 1) == bank
->num_sectors
)) {
451 LOG_DEBUG("Erasing the whole chip");
453 ret
= sam4l_flash_command(bank
->target
, SAM4L_FCMD_EA
, -1);
454 if (ret
!= ERROR_OK
) {
455 LOG_ERROR("Erase All failed");
459 LOG_DEBUG("Erasing sectors %u through %u...\n", first
, last
);
461 /* For each sector... */
462 for (unsigned int i
= first
; i
<= last
; i
++) {
463 /* For each page in that sector... */
464 for (unsigned int j
= 0; j
< chip
->pages_per_sector
; j
++) {
465 unsigned int pn
= i
* chip
->pages_per_sector
+ j
;
466 bool is_erased
= false;
468 /* Issue the page erase */
469 ret
= sam4l_flash_command(bank
->target
, SAM4L_FCMD_EP
, pn
);
470 if (ret
!= ERROR_OK
) {
471 LOG_ERROR("Erasing page %u failed", pn
);
475 ret
= sam4l_check_page_erased(bank
, pn
, &is_erased
);
480 LOG_DEBUG("Page %u was not erased.", pn
);
490 /* Write an entire page from host buffer 'buf' to page-aligned 'address' in the
492 static int sam4l_write_page(struct sam4l_info
*chip
, struct target
*target
,
493 uint32_t address
, const uint8_t *buf
)
497 LOG_DEBUG("sam4l_write_page address=%08" PRIx32
, address
);
499 /* Clear the page buffer before we write to it */
500 res
= sam4l_flash_command(target
, SAM4L_FCMD_CPB
, -1);
501 if (res
!= ERROR_OK
) {
502 LOG_ERROR("%s: can't clear page buffer", __func__
);
506 /* Write the modified page back to the target's page buffer */
507 res
= target_write_memory(target
, address
, 4, chip
->page_size
/ 4, buf
);
509 if (res
!= ERROR_OK
) {
510 LOG_ERROR("%s: %d", __func__
, __LINE__
);
514 /* Commit the page contents to Flash: erase the current page and then
516 res
= sam4l_flash_command(target
, SAM4L_FCMD_EP
, -1);
519 res
= sam4l_flash_command(target
, SAM4L_FCMD_WP
, -1);
524 /* Write partial contents into page-aligned 'address' on the Flash from host
525 * buffer 'buf' by writing 'nb' of 'buf' at 'offset' into the Flash page. */
526 static int sam4l_write_page_partial(struct sam4l_info
*chip
,
527 struct flash_bank
*bank
, uint32_t address
, const uint8_t *buf
,
528 uint32_t page_offset
, uint32_t nb
)
531 uint8_t *pg
= malloc(chip
->page_size
);
535 LOG_DEBUG("sam4l_write_page_partial address=%08" PRIx32
" nb=%08" PRIx32
, address
, nb
);
537 assert(page_offset
+ nb
< chip
->page_size
);
538 assert((address
% chip
->page_size
) == 0);
540 /* Retrieve the full page contents from Flash */
541 res
= target_read_memory(bank
->target
, address
, 4,
542 chip
->page_size
/ 4, pg
);
543 if (res
!= ERROR_OK
) {
548 /* Insert our partial page over the data from Flash */
549 memcpy(pg
+ (page_offset
% chip
->page_size
), buf
, nb
);
551 /* Write the page back out */
552 res
= sam4l_write_page(chip
, bank
->target
, address
, pg
);
558 static int sam4l_write(struct flash_bank
*bank
, const uint8_t *buffer
,
559 uint32_t offset
, uint32_t count
)
563 struct sam4l_info
*chip
= (struct sam4l_info
*)bank
->driver_priv
;
565 LOG_DEBUG("sam4l_write offset=%08" PRIx32
" count=%08" PRIx32
, offset
, count
);
567 if (bank
->target
->state
!= TARGET_HALTED
) {
568 LOG_ERROR("Target not halted");
570 return ERROR_TARGET_NOT_HALTED
;
574 if (sam4l_probe(bank
) != ERROR_OK
)
575 return ERROR_FLASH_BANK_NOT_PROBED
;
578 if (offset
% chip
->page_size
) {
579 /* We're starting at an unaligned offset so we'll write a partial page
580 * comprising that offset and up to the end of that page. */
581 nb
= chip
->page_size
- (offset
% chip
->page_size
);
584 } else if (count
< chip
->page_size
) {
585 /* We're writing an aligned but partial page. */
590 res
= sam4l_write_page_partial(chip
, bank
,
591 (offset
/ chip
->page_size
) * chip
->page_size
+ bank
->base
,
593 offset
% chip
->page_size
, nb
);
597 /* We're done with the page contents */
602 /* There's at least one aligned page to write out. */
603 if (count
>= chip
->page_size
) {
604 assert(chip
->page_size
> 0);
605 int np
= count
/ chip
->page_size
+ ((count
% chip
->page_size
) ? 1 : 0);
607 for (int i
= 0; i
< np
; i
++) {
608 if (count
>= chip
->page_size
) {
609 res
= sam4l_write_page(chip
, bank
->target
,
611 buffer
+ (i
* chip
->page_size
));
612 /* Advance one page */
613 offset
+= chip
->page_size
;
614 count
-= chip
->page_size
;
616 res
= sam4l_write_page_partial(chip
, bank
,
618 buffer
+ (i
* chip
->page_size
), 0, count
);
619 /* We're done after this. */
633 COMMAND_HANDLER(sam4l_handle_reset_deassert
)
635 struct target
*target
= get_current_target(CMD_CTX
);
636 int retval
= ERROR_OK
;
637 enum reset_types jtag_reset_config
= jtag_get_reset_config();
639 /* If the target has been unresponsive before, try to re-establish
640 * communication now - CPU is held in reset by DSU, DAP is working */
641 if (!target_was_examined(target
))
642 target_examine_one(target
);
645 /* In case of sysresetreq, debug retains state set in cortex_m_assert_reset()
646 * so we just release reset held by SMAP
648 * n_RESET (srst) clears the DP, so reenable debug and set vector catch here
650 * After vectreset SMAP release is not needed however makes no harm
652 if (target
->reset_halt
&& (jtag_reset_config
& RESET_HAS_SRST
)) {
653 retval
= target_write_u32(target
, DCB_DHCSR
, DBGKEY
| C_HALT
| C_DEBUGEN
);
654 if (retval
== ERROR_OK
)
655 retval
= target_write_u32(target
, DCB_DEMCR
,
656 TRCENA
| VC_HARDERR
| VC_BUSERR
| VC_CORERESET
);
657 /* do not return on error here, releasing SMAP reset is more important */
660 int retval2
= target_write_u32(target
, SMAP_SCR
, SMAP_SCR_HCR
);
661 if (retval2
!= ERROR_OK
)
667 static const struct command_registration at91sam4l_exec_command_handlers
[] = {
669 .name
= "smap_reset_deassert",
670 .handler
= sam4l_handle_reset_deassert
,
671 .mode
= COMMAND_EXEC
,
672 .help
= "deassert internal reset held by SMAP",
675 COMMAND_REGISTRATION_DONE
678 static const struct command_registration at91sam4l_command_handlers
[] = {
682 .help
= "at91sam4l flash command group",
684 .chain
= at91sam4l_exec_command_handlers
,
686 COMMAND_REGISTRATION_DONE
689 const struct flash_driver at91sam4l_flash
= {
691 .commands
= at91sam4l_command_handlers
,
692 .flash_bank_command
= sam4l_flash_bank_command
,
693 .erase
= sam4l_erase
,
694 .protect
= sam4l_protect
,
695 .write
= sam4l_write
,
696 .read
= default_flash_read
,
697 .probe
= sam4l_probe
,
698 .auto_probe
= sam4l_probe
,
699 .erase_check
= default_flash_blank_check
,
700 .protect_check
= sam4l_protect_check
,
701 .free_driver_priv
= default_flash_free_driver_priv
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)