1 /***************************************************************************
2 * Copyright (C) 2017 by Tomas Vanek *
5 * Based on at91samd.c *
6 * Copyright (C) 2013 by Andrey Yurovsky *
7 * Andrey Yurovsky <yurovsky@gmail.com> *
9 * This program is free software; you can redistribute it and/or modify *
10 * it under the terms of the GNU General Public License as published by *
11 * the Free Software Foundation; either version 2 of the License, or *
12 * (at your option) any later version. *
14 * This program is distributed in the hope that it will be useful, *
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
17 * GNU General Public License for more details. *
19 * You should have received a copy of the GNU General Public License *
20 * along with this program. If not, see <http://www.gnu.org/licenses/>. *
21 ***************************************************************************/
28 #include "helper/binarybuffer.h"
30 #include <helper/time_support.h>
31 #include <target/cortex_m.h>
33 /* A note to prefixing.
34 * Definitions and functions inherited from at91samd.c without
35 * any change retained the original prefix samd_ so they eventually
36 * may go to samd_common.h and .c
37 * As currently there are only 3 short functions identical with
38 * the original source, no common file was created. */
40 #define SAME5_PAGES_PER_BLOCK 16
41 #define SAME5_NUM_PROT_BLOCKS 32
42 #define SAMD_PAGE_SIZE_MAX 1024
44 #define SAMD_FLASH 0x00000000 /* physical Flash memory */
45 #define SAMD_USER_ROW 0x00804000 /* User Row of Flash */
47 #define SAME5_PAC 0x40000000 /* Peripheral Access Control */
49 #define SAMD_DSU 0x41002000 /* Device Service Unit */
50 #define SAMD_NVMCTRL 0x41004000 /* Non-volatile memory controller */
52 #define SAMD_DSU_STATUSA 1 /* DSU status register */
53 #define SAMD_DSU_DID 0x18 /* Device ID register */
54 #define SAMD_DSU_CTRL_EXT 0x100 /* CTRL register, external access */
56 #define SAME5_NVMCTRL_CTRLA 0x00 /* NVM control A register */
57 #define SAME5_NVMCTRL_CTRLB 0x04 /* NVM control B register */
58 #define SAMD_NVMCTRL_PARAM 0x08 /* NVM parameters register */
59 #define SAME5_NVMCTRL_INTFLAG 0x10 /* NVM interrupt flag register */
60 #define SAME5_NVMCTRL_STATUS 0x12 /* NVM status register */
61 #define SAME5_NVMCTRL_ADDR 0x14 /* NVM address register */
62 #define SAME5_NVMCTRL_LOCK 0x18 /* NVM Lock section register */
64 #define SAMD_CMDEX_KEY 0xA5UL
65 #define SAMD_NVM_CMD(n) ((SAMD_CMDEX_KEY << 8) | (n & 0x7F))
67 /* NVMCTRL commands. */
68 #define SAME5_NVM_CMD_EP 0x00 /* Erase Page (User Page only) */
69 #define SAME5_NVM_CMD_EB 0x01 /* Erase Block */
70 #define SAME5_NVM_CMD_WP 0x03 /* Write Page */
71 #define SAME5_NVM_CMD_WQW 0x04 /* Write Quad Word */
72 #define SAME5_NVM_CMD_LR 0x11 /* Lock Region */
73 #define SAME5_NVM_CMD_UR 0x12 /* Unlock Region */
74 #define SAME5_NVM_CMD_PBC 0x15 /* Page Buffer Clear */
75 #define SAME5_NVM_CMD_SSB 0x16 /* Set Security Bit */
78 #define SAME5_NVMCTRL_CTRLA_WMODE_MASK 0x30
80 #define SAME5_NVMCTRL_INTFLAG_DONE (1 << 0)
81 #define SAME5_NVMCTRL_INTFLAG_ADDRE (1 << 1)
82 #define SAME5_NVMCTRL_INTFLAG_PROGE (1 << 2)
83 #define SAME5_NVMCTRL_INTFLAG_LOCKE (1 << 3)
84 #define SAME5_NVMCTRL_INTFLAG_ECCSE (1 << 4)
85 #define SAME5_NVMCTRL_INTFLAG_ECCDE (1 << 5)
86 #define SAME5_NVMCTRL_INTFLAG_NVME (1 << 6)
89 /* Known identifiers */
90 #define SAMD_PROCESSOR_M0 0x01
91 #define SAMD_PROCESSOR_M4 0x06
92 #define SAMD_FAMILY_D 0x00
93 #define SAMD_FAMILY_E 0x03
94 #define SAMD_SERIES_51 0x06
95 #define SAME_SERIES_51 0x01
96 #define SAME_SERIES_53 0x03
97 #define SAME_SERIES_54 0x04
99 /* Device ID macros */
100 #define SAMD_GET_PROCESSOR(id) (id >> 28)
101 #define SAMD_GET_FAMILY(id) (((id >> 23) & 0x1F))
102 #define SAMD_GET_SERIES(id) (((id >> 16) & 0x3F))
103 #define SAMD_GET_DEVSEL(id) (id & 0xFF)
105 /* Bits to mask user row */
106 #define NVMUSERROW_SAM_E5_D5_MASK ((uint64_t)0x7FFF00FF3C007FFF)
115 /* See SAM D5x/E5x Family Silicon Errata and Data Sheet Clarification
117 /* Known SAMD51 parts. */
118 static const struct samd_part samd51_parts
[] = {
119 { 0x00, "SAMD51P20A", 1024, 256 },
120 { 0x01, "SAMD51P19A", 512, 192 },
121 { 0x02, "SAMD51N20A", 1024, 256 },
122 { 0x03, "SAMD51N19A", 512, 192 },
123 { 0x04, "SAMD51J20A", 1024, 256 },
124 { 0x05, "SAMD51J19A", 512, 192 },
125 { 0x06, "SAMD51J18A", 256, 128 },
126 { 0x07, "SAMD51G19A", 512, 192 },
127 { 0x08, "SAMD51G18A", 256, 128 },
130 /* Known SAME51 parts. */
131 static const struct samd_part same51_parts
[] = {
132 { 0x00, "SAME51N20A", 1024, 256 },
133 { 0x01, "SAME51N19A", 512, 192 },
134 { 0x02, "SAME51J19A", 512, 192 },
135 { 0x03, "SAME51J18A", 256, 128 },
136 { 0x04, "SAME51J20A", 1024, 256 },
137 { 0x05, "SAME51G19A", 512, 192 }, /* New in rev D */
138 { 0x06, "SAME51G18A", 256, 128 }, /* New in rev D */
141 /* Known SAME53 parts. */
142 static const struct samd_part same53_parts
[] = {
143 { 0x02, "SAME53N20A", 1024, 256 },
144 { 0x03, "SAME53N19A", 512, 192 },
145 { 0x04, "SAME53J20A", 1024, 256 },
146 { 0x05, "SAME53J19A", 512, 192 },
147 { 0x06, "SAME53J18A", 256, 128 },
150 /* Known SAME54 parts. */
151 static const struct samd_part same54_parts
[] = {
152 { 0x00, "SAME54P20A", 1024, 256 },
153 { 0x01, "SAME54P19A", 512, 192 },
154 { 0x02, "SAME54N20A", 1024, 256 },
155 { 0x03, "SAME54N19A", 512, 192 },
158 /* Each family of parts contains a parts table in the DEVSEL field of DID. The
159 * processor ID, family ID, and series ID are used to determine which exact
160 * family this is and then we can use the corresponding table. */
165 const struct samd_part
*parts
;
169 /* Known SAMD families */
170 static const struct samd_family samd_families
[] = {
171 { SAMD_PROCESSOR_M4
, SAMD_FAMILY_D
, SAMD_SERIES_51
,
172 samd51_parts
, ARRAY_SIZE(samd51_parts
) },
173 { SAMD_PROCESSOR_M4
, SAMD_FAMILY_E
, SAME_SERIES_51
,
174 same51_parts
, ARRAY_SIZE(same51_parts
) },
175 { SAMD_PROCESSOR_M4
, SAMD_FAMILY_E
, SAME_SERIES_53
,
176 same53_parts
, ARRAY_SIZE(same53_parts
) },
177 { SAMD_PROCESSOR_M4
, SAMD_FAMILY_E
, SAME_SERIES_54
,
178 same54_parts
, ARRAY_SIZE(same54_parts
) },
182 const struct samd_params
*par
;
189 struct target
*target
;
194 * Gives the family structure to specific device id.
195 * @param id The id of the device.
196 * @return On failure NULL, otherwise a pointer to the structure.
198 static const struct samd_family
*samd_find_family(uint32_t id
)
200 uint8_t processor
= SAMD_GET_PROCESSOR(id
);
201 uint8_t family
= SAMD_GET_FAMILY(id
);
202 uint8_t series
= SAMD_GET_SERIES(id
);
204 for (unsigned i
= 0; i
< ARRAY_SIZE(samd_families
); i
++) {
205 if (samd_families
[i
].processor
== processor
&&
206 samd_families
[i
].series
== series
&&
207 samd_families
[i
].family
== family
)
208 return &samd_families
[i
];
215 * Gives the part structure to specific device id.
216 * @param id The id of the device.
217 * @return On failure NULL, otherwise a pointer to the structure.
219 static const struct samd_part
*samd_find_part(uint32_t id
)
221 uint8_t devsel
= SAMD_GET_DEVSEL(id
);
222 const struct samd_family
*family
= samd_find_family(id
);
226 for (unsigned i
= 0; i
< family
->num_parts
; i
++) {
227 if (family
->parts
[i
].id
== devsel
)
228 return &family
->parts
[i
];
234 static int same5_protect_check(struct flash_bank
*bank
)
239 res
= target_read_u32(bank
->target
,
240 SAMD_NVMCTRL
+ SAME5_NVMCTRL_LOCK
, &lock
);
244 /* Lock bits are active-low */
245 for (unsigned int prot_block
= 0; prot_block
< bank
->num_prot_blocks
; prot_block
++)
246 bank
->prot_blocks
[prot_block
].is_protected
= !(lock
& (1u<<prot_block
));
251 static int samd_get_flash_page_info(struct target
*target
,
252 uint32_t *sizep
, int *nump
)
257 res
= target_read_u32(target
, SAMD_NVMCTRL
+ SAMD_NVMCTRL_PARAM
, ¶m
);
258 if (res
== ERROR_OK
) {
259 /* The PSZ field (bits 18:16) indicate the page size bytes as 2^(3+n)
260 * so 0 is 8KB and 7 is 1024KB. */
262 *sizep
= (8 << ((param
>> 16) & 0x7));
263 /* The NVMP field (bits 15:0) indicates the total number of pages */
265 *nump
= param
& 0xFFFF;
267 LOG_ERROR("Couldn't read NVM Parameters register");
273 static int same5_probe(struct flash_bank
*bank
)
277 struct samd_info
*chip
= (struct samd_info
*)bank
->driver_priv
;
278 const struct samd_part
*part
;
283 res
= target_read_u32(bank
->target
, SAMD_DSU
+ SAMD_DSU_DID
, &id
);
284 if (res
!= ERROR_OK
) {
285 LOG_ERROR("Couldn't read Device ID register");
289 part
= samd_find_part(id
);
291 LOG_ERROR("Couldn't find part corresponding to DID %08" PRIx32
, id
);
295 bank
->size
= part
->flash_kb
* 1024;
297 res
= samd_get_flash_page_info(bank
->target
, &chip
->page_size
,
299 if (res
!= ERROR_OK
) {
300 LOG_ERROR("Couldn't determine Flash page size");
304 /* Sanity check: the total flash size in the DSU should match the page size
305 * multiplied by the number of pages. */
306 if (bank
->size
!= chip
->num_pages
* chip
->page_size
) {
307 LOG_WARNING("SAM: bank size doesn't match NVM parameters. "
308 "Identified %" PRIu32
"KB Flash but NVMCTRL reports %u %" PRIu32
"B pages",
309 part
->flash_kb
, chip
->num_pages
, chip
->page_size
);
312 /* Erase granularity = 1 block = 16 pages */
313 chip
->sector_size
= chip
->page_size
* SAME5_PAGES_PER_BLOCK
;
315 /* Allocate the sector table */
316 bank
->num_sectors
= chip
->num_pages
/ SAME5_PAGES_PER_BLOCK
;
317 bank
->sectors
= alloc_block_array(0, chip
->sector_size
, bank
->num_sectors
);
321 /* 16 protection blocks per device */
322 chip
->prot_block_size
= bank
->size
/ SAME5_NUM_PROT_BLOCKS
;
324 /* Allocate the table of protection blocks */
325 bank
->num_prot_blocks
= SAME5_NUM_PROT_BLOCKS
;
326 bank
->prot_blocks
= alloc_block_array(0, chip
->prot_block_size
, bank
->num_prot_blocks
);
327 if (!bank
->prot_blocks
)
330 same5_protect_check(bank
);
335 LOG_INFO("SAM MCU: %s (%" PRIu32
"KB Flash, %" PRIu32
"KB RAM)", part
->name
,
336 part
->flash_kb
, part
->ram_kb
);
341 static int same5_wait_and_check_error(struct target
*target
)
344 /* Table 54-40 lists the maximum erase block time as 200 ms.
345 * Include some margin.
347 int timeout_ms
= 200 * 5;
348 int64_t ts_start
= timeval_ms();
352 ret
= target_read_u16(target
,
353 SAMD_NVMCTRL
+ SAME5_NVMCTRL_INTFLAG
, &intflag
);
354 if (ret
!= ERROR_OK
) {
355 LOG_ERROR("SAM: error reading the NVMCTRL_INTFLAG register");
358 if (intflag
& SAME5_NVMCTRL_INTFLAG_DONE
)
361 } while (timeval_ms() - ts_start
< timeout_ms
);
363 if (!(intflag
& SAME5_NVMCTRL_INTFLAG_DONE
)) {
364 LOG_ERROR("SAM: NVM programming timed out");
365 ret
= ERROR_FLASH_OPERATION_FAILED
;
368 if (intflag
& SAME5_NVMCTRL_INTFLAG_ECCSE
)
369 LOG_ERROR("SAM: ECC Single Error");
371 if (intflag
& SAME5_NVMCTRL_INTFLAG_ECCDE
) {
372 LOG_ERROR("SAM: ECC Double Error");
373 ret
= ERROR_FLASH_OPERATION_FAILED
;
376 if (intflag
& SAME5_NVMCTRL_INTFLAG_ADDRE
) {
377 LOG_ERROR("SAM: Addr Error");
378 ret
= ERROR_FLASH_OPERATION_FAILED
;
381 if (intflag
& SAME5_NVMCTRL_INTFLAG_NVME
) {
382 LOG_ERROR("SAM: NVM Error");
383 ret
= ERROR_FLASH_OPERATION_FAILED
;
386 if (intflag
& SAME5_NVMCTRL_INTFLAG_LOCKE
) {
387 LOG_ERROR("SAM: NVM lock error");
388 ret
= ERROR_FLASH_PROTECTED
;
391 if (intflag
& SAME5_NVMCTRL_INTFLAG_PROGE
) {
392 LOG_ERROR("SAM: NVM programming error");
393 ret
= ERROR_FLASH_OPER_UNSUPPORTED
;
396 /* Clear the error conditions by writing a one to them */
397 ret2
= target_write_u16(target
,
398 SAMD_NVMCTRL
+ SAME5_NVMCTRL_INTFLAG
, intflag
);
399 if (ret2
!= ERROR_OK
)
400 LOG_ERROR("Can't clear NVM error conditions");
405 static int same5_issue_nvmctrl_command(struct target
*target
, uint16_t cmd
)
409 if (target
->state
!= TARGET_HALTED
) {
410 LOG_ERROR("Target not halted");
411 return ERROR_TARGET_NOT_HALTED
;
414 /* Issue the NVM command */
415 /* 32-bit write is used to ensure atomic operation on ST-Link */
416 res
= target_write_u32(target
,
417 SAMD_NVMCTRL
+ SAME5_NVMCTRL_CTRLB
, SAMD_NVM_CMD(cmd
));
421 /* Check to see if the NVM command resulted in an error condition. */
422 return same5_wait_and_check_error(target
);
426 * Erases a flash block or page at the given address.
427 * @param target Pointer to the target structure.
428 * @param address The address of the row.
429 * @return On success ERROR_OK, on failure an errorcode.
431 static int same5_erase_block(struct target
*target
, uint32_t address
)
435 /* Set an address contained in the block to be erased */
436 res
= target_write_u32(target
,
437 SAMD_NVMCTRL
+ SAME5_NVMCTRL_ADDR
, address
);
439 /* Issue the Erase Block command. */
441 res
= same5_issue_nvmctrl_command(target
,
442 address
== SAMD_USER_ROW
? SAME5_NVM_CMD_EP
: SAME5_NVM_CMD_EB
);
444 if (res
!= ERROR_OK
) {
445 LOG_ERROR("Failed to erase block containing %08" PRIx32
, address
);
453 static int same5_pre_write_check(struct target
*target
)
458 if (target
->state
!= TARGET_HALTED
) {
459 LOG_ERROR("Target not halted");
460 return ERROR_TARGET_NOT_HALTED
;
463 /* Check if manual write mode is set */
464 res
= target_read_u32(target
, SAMD_NVMCTRL
+ SAME5_NVMCTRL_CTRLA
, &nvm_ctrla
);
468 if (nvm_ctrla
& SAME5_NVMCTRL_CTRLA_WMODE_MASK
) {
469 LOG_ERROR("The flash controller must be in manual write mode. Issue 'reset init' and retry.");
478 * Modify the contents of the User Row in Flash. The User Row itself
479 * has a size of one page and contains a combination of "fuses" and
480 * calibration data. Bits which have a value of zero in the mask will
482 * @param target Pointer to the target structure.
483 * @param data Pointer to the value to write.
484 * @param mask Pointer to bitmask, 0 -> value stays untouched.
485 * @param offset Offset in user row where new data will be applied.
486 * @param count Size of buffer and mask in bytes.
487 * @return On success ERROR_OK, on failure an errorcode.
489 static int same5_modify_user_row_masked(struct target
*target
,
490 const uint8_t *data
, const uint8_t *mask
,
491 uint32_t offset
, uint32_t count
)
495 /* Retrieve the MCU's flash page size, in bytes. */
497 res
= samd_get_flash_page_info(target
, &page_size
, NULL
);
498 if (res
!= ERROR_OK
) {
499 LOG_ERROR("Couldn't determine Flash page size");
503 /* Make sure the size is sane. */
504 assert(page_size
<= SAMD_PAGE_SIZE_MAX
&&
505 page_size
>= offset
+ count
);
507 uint8_t buf
[SAMD_PAGE_SIZE_MAX
];
508 /* Read the user row (comprising one page) by words. */
509 res
= target_read_memory(target
, SAMD_USER_ROW
, 4, page_size
/ 4, buf
);
513 /* Modify buffer and check if really changed */
514 bool changed
= false;
516 for (i
= 0; i
< count
; i
++) {
517 uint8_t old_b
= buf
[offset
+i
];
518 uint8_t new_b
= (old_b
& ~mask
[i
]) | (data
[i
] & mask
[i
]);
519 buf
[offset
+i
] = new_b
;
527 res
= same5_pre_write_check(target
);
531 res
= same5_erase_block(target
, SAMD_USER_ROW
);
532 if (res
!= ERROR_OK
) {
533 LOG_ERROR("Couldn't erase user row");
537 /* Write the page buffer back out to the target using Write Quad Word */
538 for (i
= 0; i
< page_size
; i
+= 4 * 4) {
539 res
= target_write_memory(target
, SAMD_USER_ROW
+ i
, 4, 4, buf
+ i
);
543 /* Trigger flash write */
544 res
= same5_issue_nvmctrl_command(target
, SAME5_NVM_CMD_WQW
);
553 * Modifies the user row register to the given value.
554 * @param target Pointer to the target structure.
555 * @param value The value to write.
556 * @param startb The bit-offset by which the given value is shifted.
557 * @param endb The bit-offset of the last bit in value to write.
558 * @return On success ERROR_OK, on failure an errorcode.
560 static int same5_modify_user_row(struct target
*target
, uint32_t value
,
561 uint8_t startb
, uint8_t endb
)
563 uint8_t buf_val
[8] = { 0 };
564 uint8_t buf_mask
[8] = { 0 };
566 assert(startb
<= endb
&& endb
< 64);
567 buf_set_u32(buf_val
, startb
, endb
+ 1 - startb
, value
);
568 buf_set_u32(buf_mask
, startb
, endb
+ 1 - startb
, 0xffffffff);
570 return same5_modify_user_row_masked(target
,
571 buf_val
, buf_mask
, 0, 8);
574 static int same5_protect(struct flash_bank
*bank
, int set
, unsigned int first
,
579 /* We can issue lock/unlock region commands with the target running but
580 * the settings won't persist unless we're able to modify the LOCK regions
581 * and that requires the target to be halted. */
582 if (bank
->target
->state
!= TARGET_HALTED
) {
583 LOG_ERROR("Target not halted");
584 return ERROR_TARGET_NOT_HALTED
;
587 for (unsigned int prot_block
= first
; prot_block
<= last
; prot_block
++) {
588 if (set
!= bank
->prot_blocks
[prot_block
].is_protected
) {
589 /* Load an address that is within this protection block (we use offset 0) */
590 res
= target_write_u32(bank
->target
,
591 SAMD_NVMCTRL
+ SAME5_NVMCTRL_ADDR
,
592 bank
->prot_blocks
[prot_block
].offset
);
596 /* Tell the controller to lock that block */
597 res
= same5_issue_nvmctrl_command(bank
->target
,
598 set
? SAME5_NVM_CMD_LR
: SAME5_NVM_CMD_UR
);
604 /* We've now applied our changes, however they will be undone by the next
605 * reset unless we also apply them to the LOCK bits in the User Page.
606 * A '1' means unlocked and a '0' means locked. */
607 const uint8_t lock
[4] = { 0, 0, 0, 0 };
608 const uint8_t unlock
[4] = { 0xff, 0xff, 0xff, 0xff };
609 uint8_t mask
[4] = { 0, 0, 0, 0 };
611 buf_set_u32(mask
, first
, last
+ 1 - first
, 0xffffffff);
613 res
= same5_modify_user_row_masked(bank
->target
,
614 set
? lock
: unlock
, mask
, 8, 4);
616 LOG_WARNING("SAM: protect settings were not made persistent!");
621 same5_protect_check(bank
);
626 static int same5_erase(struct flash_bank
*bank
, unsigned int first
,
630 struct samd_info
*chip
= (struct samd_info
*)bank
->driver_priv
;
632 if (bank
->target
->state
!= TARGET_HALTED
) {
633 LOG_ERROR("Target not halted");
635 return ERROR_TARGET_NOT_HALTED
;
639 return ERROR_FLASH_BANK_NOT_PROBED
;
641 /* For each sector to be erased */
642 for (unsigned int s
= first
; s
<= last
; s
++) {
643 res
= same5_erase_block(bank
->target
, bank
->sectors
[s
].offset
);
644 if (res
!= ERROR_OK
) {
645 LOG_ERROR("SAM: failed to erase sector %d at 0x%08" PRIx32
, s
, bank
->sectors
[s
].offset
);
654 static int same5_write(struct flash_bank
*bank
, const uint8_t *buffer
,
655 uint32_t offset
, uint32_t count
)
662 struct samd_info
*chip
= (struct samd_info
*)bank
->driver_priv
;
665 res
= same5_pre_write_check(bank
->target
);
670 return ERROR_FLASH_BANK_NOT_PROBED
;
672 res
= same5_issue_nvmctrl_command(bank
->target
, SAME5_NVM_CMD_PBC
);
673 if (res
!= ERROR_OK
) {
674 LOG_ERROR("%s: %d", __func__
, __LINE__
);
679 nb
= chip
->page_size
- offset
% chip
->page_size
;
683 address
= bank
->base
+ offset
;
684 pg_offset
= offset
% chip
->page_size
;
686 if (offset
% 4 || (offset
+ nb
) % 4) {
687 /* Either start or end of write is not word aligned */
689 pb
= malloc(chip
->page_size
);
694 /* Set temporary page buffer to 0xff and overwrite the relevant part */
695 memset(pb
, 0xff, chip
->page_size
);
696 memcpy(pb
+ pg_offset
, buffer
, nb
);
698 /* Align start address to a word boundary */
699 address
-= offset
% 4;
700 pg_offset
-= offset
% 4;
701 assert(pg_offset
% 4 == 0);
703 /* Extend length to whole words */
704 nw
= (nb
+ offset
% 4 + 3) / 4;
705 assert(pg_offset
+ 4 * nw
<= chip
->page_size
);
707 /* Now we have original data extended by 0xff bytes
708 * to the nearest word boundary on both start and end */
709 res
= target_write_memory(bank
->target
, address
, 4, nw
, pb
+ pg_offset
);
713 assert(pg_offset
+ 4 * nw
<= chip
->page_size
);
715 /* Word aligned data, use direct write from buffer */
716 res
= target_write_memory(bank
->target
, address
, 4, nw
, buffer
);
718 if (res
!= ERROR_OK
) {
719 LOG_ERROR("%s: %d", __func__
, __LINE__
);
723 res
= same5_issue_nvmctrl_command(bank
->target
, SAME5_NVM_CMD_WP
);
724 if (res
!= ERROR_OK
) {
725 LOG_ERROR("%s: write failed at address 0x%08" PRIx32
, __func__
, address
);
729 /* We're done with the page contents */
741 FLASH_BANK_COMMAND_HANDLER(same5_flash_bank_command
)
743 if (bank
->base
!= SAMD_FLASH
) {
744 LOG_ERROR("Address " TARGET_ADDR_FMT
" invalid bank address (try "
745 "0x%08x[same5] )", bank
->base
, SAMD_FLASH
);
749 struct samd_info
*chip
;
750 chip
= calloc(1, sizeof(*chip
));
752 LOG_ERROR("No memory for flash bank chip info");
756 chip
->target
= bank
->target
;
757 chip
->probed
= false;
759 bank
->driver_priv
= chip
;
765 COMMAND_HANDLER(same5_handle_chip_erase_command
)
767 struct target
*target
= get_current_target(CMD_CTX
);
771 /* Enable access to the DSU by disabling the write protect bit */
772 target_write_u32(target
, SAME5_PAC
, (1<<16) | (1<<5) | (1<<1));
773 /* intentionally without error checking - not accessible on secured chip */
775 /* Tell the DSU to perform a full chip erase. It takes about 240ms to
776 * perform the erase. */
777 int res
= target_write_u8(target
, SAMD_DSU
+ SAMD_DSU_CTRL_EXT
, (1<<4));
779 command_print(CMD
, "chip erase started");
781 command_print(CMD
, "write to DSU CTRL failed");
787 COMMAND_HANDLER(same5_handle_userpage_command
)
790 struct target
*target
= get_current_target(CMD_CTX
);
795 command_print(CMD
, "Too much Arguments given.");
796 return ERROR_COMMAND_SYNTAX_ERROR
;
800 uint64_t value
, mask
= NVMUSERROW_SAM_E5_D5_MASK
;
801 COMMAND_PARSE_NUMBER(u64
, CMD_ARGV
[0], value
);
805 COMMAND_PARSE_NUMBER(u64
, CMD_ARGV
[1], mask_temp
);
809 uint8_t val_buf
[8], mask_buf
[8];
810 target_buffer_set_u64(target
, val_buf
, value
);
811 target_buffer_set_u64(target
, mask_buf
, mask
);
813 res
= same5_modify_user_row_masked(target
,
814 val_buf
, mask_buf
, 0, sizeof(val_buf
));
818 int res2
= target_read_memory(target
, SAMD_USER_ROW
, 4, 2, buffer
);
819 if (res2
== ERROR_OK
) {
820 uint64_t value
= target_buffer_get_u64(target
, buffer
);
821 command_print(CMD
, "USER PAGE: 0x%016"PRIX64
, value
);
823 LOG_ERROR("USER PAGE could not be read.");
833 COMMAND_HANDLER(same5_handle_bootloader_command
)
836 struct target
*target
= get_current_target(CMD_CTX
);
843 COMMAND_PARSE_NUMBER(ulong
, CMD_ARGV
[0], size
);
844 uint32_t code
= (size
+ 8191) / 8192;
846 command_print(CMD
, "Invalid bootloader size. Please "
847 "see datasheet for a list valid sizes.");
848 return ERROR_COMMAND_SYNTAX_ERROR
;
851 res
= same5_modify_user_row(target
, 15 - code
, 26, 29);
855 int res2
= target_read_u32(target
, SAMD_USER_ROW
, &val
);
856 if (res2
== ERROR_OK
) {
857 uint32_t code
= (val
>> 26) & 0xf; /* grab size code */
858 uint32_t size
= (15 - code
) * 8192;
859 command_print(CMD
, "Bootloader protected in the first %"
860 PRIu32
" bytes", size
);
870 COMMAND_HANDLER(samd_handle_reset_deassert
)
872 struct target
*target
= get_current_target(CMD_CTX
);
874 enum reset_types jtag_reset_config
= jtag_get_reset_config();
878 /* If the target has been unresponsive before, try to re-establish
879 * communication now - CPU is held in reset by DSU, DAP is working */
880 if (!target_was_examined(target
))
881 target_examine_one(target
);
884 /* In case of sysresetreq, debug retains state set in cortex_m_assert_reset()
885 * so we just release reset held by DSU
887 * n_RESET (srst) clears the DP, so reenable debug and set vector catch here
889 * After vectreset DSU release is not needed however makes no harm
891 if (target
->reset_halt
&& (jtag_reset_config
& RESET_HAS_SRST
)) {
892 res
= target_write_u32(target
, DCB_DHCSR
, DBGKEY
| C_HALT
| C_DEBUGEN
);
894 res
= target_write_u32(target
, DCB_DEMCR
,
895 TRCENA
| VC_HARDERR
| VC_BUSERR
| VC_CORERESET
);
896 /* do not return on error here, releasing DSU reset is more important */
899 /* clear CPU Reset Phase Extension bit */
900 int res2
= target_write_u8(target
, SAMD_DSU
+ SAMD_DSU_STATUSA
, (1<<1));
901 if (res2
!= ERROR_OK
)
907 static const struct command_registration same5_exec_command_handlers
[] = {
909 .name
= "dsu_reset_deassert",
911 .handler
= samd_handle_reset_deassert
,
912 .mode
= COMMAND_EXEC
,
913 .help
= "Deassert internal reset held by DSU."
916 .name
= "chip-erase",
918 .handler
= same5_handle_chip_erase_command
,
919 .mode
= COMMAND_EXEC
,
920 .help
= "Erase the entire Flash by using the Chip-"
921 "Erase feature in the Device Service Unit (DSU).",
924 .name
= "bootloader",
925 .usage
= "[size_in_bytes]",
926 .handler
= same5_handle_bootloader_command
,
927 .mode
= COMMAND_EXEC
,
928 .help
= "Show or set the bootloader protection size, stored in the User Row. "
929 "Changes are stored immediately but take affect after the MCU is "
934 .usage
= "[value] [mask]",
935 .handler
= same5_handle_userpage_command
,
936 .mode
= COMMAND_EXEC
,
937 .help
= "Show or set the first 64-bit part of user page "
938 "located at address 0x804000. Use the optional mask argument "
939 "to prevent changes at positions where the bitvalue is zero. "
940 "For security reasons the reserved-bits are masked out "
941 "in background and therefore cannot be changed.",
943 COMMAND_REGISTRATION_DONE
946 static const struct command_registration same5_command_handlers
[] = {
950 .help
= "atsame5 flash command group",
952 .chain
= same5_exec_command_handlers
,
954 COMMAND_REGISTRATION_DONE
957 const struct flash_driver atsame5_flash
= {
959 .commands
= same5_command_handlers
,
960 .flash_bank_command
= same5_flash_bank_command
,
961 .erase
= same5_erase
,
962 .protect
= same5_protect
,
963 .write
= same5_write
,
964 .read
= default_flash_read
,
965 .probe
= same5_probe
,
966 .auto_probe
= same5_probe
,
967 .erase_check
= default_flash_blank_check
,
968 .protect_check
= same5_protect_check
,
969 .free_driver_priv
= default_flash_free_driver_priv
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)