1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2008 by Spencer Oliver *
6 * spen@spen-soft.co.uk *
8 * Copyright (C) 2011 by Andreas Fritiofson *
9 * andreas.fritiofson@gmail.com *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
25 ***************************************************************************/
32 #include <helper/binarybuffer.h>
33 #include <target/algorithm.h>
34 #include <target/armv7m.h>
36 /* stm32x register locations */
38 #define FLASH_REG_BASE_B0 0x40022000
39 #define FLASH_REG_BASE_B1 0x40022040
41 #define STM32_FLASH_ACR 0x00
42 #define STM32_FLASH_KEYR 0x04
43 #define STM32_FLASH_OPTKEYR 0x08
44 #define STM32_FLASH_SR 0x0C
45 #define STM32_FLASH_CR 0x10
46 #define STM32_FLASH_AR 0x14
47 #define STM32_FLASH_OBR 0x1C
48 #define STM32_FLASH_WRPR 0x20
50 /* TODO: Check if code using these really should be hard coded to bank 0.
51 * There are valid cases, on dual flash devices the protection of the
52 * second bank is done on the bank0 reg's. */
53 #define STM32_FLASH_ACR_B0 0x40022000
54 #define STM32_FLASH_KEYR_B0 0x40022004
55 #define STM32_FLASH_OPTKEYR_B0 0x40022008
56 #define STM32_FLASH_SR_B0 0x4002200C
57 #define STM32_FLASH_CR_B0 0x40022010
58 #define STM32_FLASH_AR_B0 0x40022014
59 #define STM32_FLASH_OBR_B0 0x4002201C
60 #define STM32_FLASH_WRPR_B0 0x40022020
62 /* option byte location */
64 #define STM32_OB_RDP 0x1FFFF800
65 #define STM32_OB_USER 0x1FFFF802
66 #define STM32_OB_DATA0 0x1FFFF804
67 #define STM32_OB_DATA1 0x1FFFF806
68 #define STM32_OB_WRP0 0x1FFFF808
69 #define STM32_OB_WRP1 0x1FFFF80A
70 #define STM32_OB_WRP2 0x1FFFF80C
71 #define STM32_OB_WRP3 0x1FFFF80E
73 /* FLASH_CR register bits */
75 #define FLASH_PG (1 << 0)
76 #define FLASH_PER (1 << 1)
77 #define FLASH_MER (1 << 2)
78 #define FLASH_OPTPG (1 << 4)
79 #define FLASH_OPTER (1 << 5)
80 #define FLASH_STRT (1 << 6)
81 #define FLASH_LOCK (1 << 7)
82 #define FLASH_OPTWRE (1 << 9)
84 /* FLASH_SR register bits */
86 #define FLASH_BSY (1 << 0)
87 #define FLASH_PGERR (1 << 2)
88 #define FLASH_WRPRTERR (1 << 4)
89 #define FLASH_EOP (1 << 5)
91 /* STM32_FLASH_OBR bit definitions (reading) */
96 #define OPT_RDRSTSTOP 3
97 #define OPT_RDRSTSTDBY 4
98 #define OPT_BFB2 5 /* dual flash bank only */
100 /* register unlock keys */
102 #define KEY1 0x45670123
103 #define KEY2 0xCDEF89AB
107 #define FLASH_WRITE_TIMEOUT 10
108 #define FLASH_ERASE_TIMEOUT 100
110 struct stm32x_options
{
112 uint16_t user_options
;
114 uint16_t protection
[4];
117 struct stm32x_flash_bank
{
118 struct stm32x_options option_bytes
;
123 /* used to access dual flash bank stm32xl */
124 uint32_t register_base
;
125 uint16_t default_rdp
;
126 int user_data_offset
;
128 uint32_t user_bank_size
;
131 static int stm32x_mass_erase(struct flash_bank
*bank
);
132 static int stm32x_get_device_id(struct flash_bank
*bank
, uint32_t *device_id
);
133 static int stm32x_write_block(struct flash_bank
*bank
, const uint8_t *buffer
,
134 uint32_t offset
, uint32_t count
);
136 /* flash bank stm32x <base> <size> 0 0 <target#>
138 FLASH_BANK_COMMAND_HANDLER(stm32x_flash_bank_command
)
140 struct stm32x_flash_bank
*stm32x_info
;
143 return ERROR_COMMAND_SYNTAX_ERROR
;
145 stm32x_info
= malloc(sizeof(struct stm32x_flash_bank
));
147 bank
->driver_priv
= stm32x_info
;
148 stm32x_info
->probed
= 0;
149 stm32x_info
->has_dual_banks
= false;
150 stm32x_info
->register_base
= FLASH_REG_BASE_B0
;
151 stm32x_info
->user_bank_size
= bank
->size
;
156 static inline int stm32x_get_flash_reg(struct flash_bank
*bank
, uint32_t reg
)
158 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
159 return reg
+ stm32x_info
->register_base
;
162 static inline int stm32x_get_flash_status(struct flash_bank
*bank
, uint32_t *status
)
164 struct target
*target
= bank
->target
;
165 return target_read_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
), status
);
168 static int stm32x_wait_status_busy(struct flash_bank
*bank
, int timeout
)
170 struct target
*target
= bank
->target
;
172 int retval
= ERROR_OK
;
174 /* wait for busy to clear */
176 retval
= stm32x_get_flash_status(bank
, &status
);
177 if (retval
!= ERROR_OK
)
179 LOG_DEBUG("status: 0x%" PRIx32
"", status
);
180 if ((status
& FLASH_BSY
) == 0)
182 if (timeout
-- <= 0) {
183 LOG_ERROR("timed out waiting for flash");
189 if (status
& FLASH_WRPRTERR
) {
190 LOG_ERROR("stm32x device protected");
194 if (status
& FLASH_PGERR
) {
195 LOG_ERROR("stm32x device programming failed");
199 /* Clear but report errors */
200 if (status
& (FLASH_WRPRTERR
| FLASH_PGERR
)) {
201 /* If this operation fails, we ignore it and report the original
204 target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
),
205 FLASH_WRPRTERR
| FLASH_PGERR
);
210 static int stm32x_check_operation_supported(struct flash_bank
*bank
)
212 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
214 /* if we have a dual flash bank device then
215 * we need to perform option byte stuff on bank0 only */
216 if (stm32x_info
->register_base
!= FLASH_REG_BASE_B0
) {
217 LOG_ERROR("Option Byte Operation's must use bank0");
218 return ERROR_FLASH_OPERATION_FAILED
;
224 static int stm32x_read_options(struct flash_bank
*bank
)
227 struct stm32x_flash_bank
*stm32x_info
= NULL
;
228 struct target
*target
= bank
->target
;
230 stm32x_info
= bank
->driver_priv
;
232 /* read current option bytes */
233 int retval
= target_read_u32(target
, STM32_FLASH_OBR_B0
, &optiondata
);
234 if (retval
!= ERROR_OK
)
237 stm32x_info
->option_bytes
.user_options
= (optiondata
>> stm32x_info
->option_offset
>> 2) & 0xffff;
238 stm32x_info
->option_bytes
.user_data
= (optiondata
>> stm32x_info
->user_data_offset
) & 0xffff;
239 stm32x_info
->option_bytes
.RDP
= (optiondata
& (1 << OPT_READOUT
)) ? 0xFFFF : 0x5AA5;
241 if (optiondata
& (1 << OPT_READOUT
))
242 LOG_INFO("Device Security Bit Set");
244 /* each bit refers to a 4bank protection */
245 retval
= target_read_u32(target
, STM32_FLASH_WRPR_B0
, &optiondata
);
246 if (retval
!= ERROR_OK
)
249 stm32x_info
->option_bytes
.protection
[0] = (uint16_t)optiondata
;
250 stm32x_info
->option_bytes
.protection
[1] = (uint16_t)(optiondata
>> 8);
251 stm32x_info
->option_bytes
.protection
[2] = (uint16_t)(optiondata
>> 16);
252 stm32x_info
->option_bytes
.protection
[3] = (uint16_t)(optiondata
>> 24);
257 static int stm32x_erase_options(struct flash_bank
*bank
)
259 struct stm32x_flash_bank
*stm32x_info
= NULL
;
260 struct target
*target
= bank
->target
;
262 stm32x_info
= bank
->driver_priv
;
264 /* read current options */
265 stm32x_read_options(bank
);
267 /* unlock flash registers */
268 int retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY1
);
269 if (retval
!= ERROR_OK
)
272 retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY2
);
273 if (retval
!= ERROR_OK
)
276 /* unlock option flash registers */
277 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY1
);
278 if (retval
!= ERROR_OK
)
280 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY2
);
281 if (retval
!= ERROR_OK
)
284 /* erase option bytes */
285 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_OPTER
| FLASH_OPTWRE
);
286 if (retval
!= ERROR_OK
)
288 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_OPTER
| FLASH_STRT
| FLASH_OPTWRE
);
289 if (retval
!= ERROR_OK
)
292 retval
= stm32x_wait_status_busy(bank
, FLASH_ERASE_TIMEOUT
);
293 if (retval
!= ERROR_OK
)
296 /* clear readout protection and complementary option bytes
297 * this will also force a device unlock if set */
298 stm32x_info
->option_bytes
.RDP
= stm32x_info
->default_rdp
;
303 static int stm32x_write_options(struct flash_bank
*bank
)
305 struct stm32x_flash_bank
*stm32x_info
= NULL
;
306 struct target
*target
= bank
->target
;
308 stm32x_info
= bank
->driver_priv
;
310 /* unlock flash registers */
311 int retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY1
);
312 if (retval
!= ERROR_OK
)
314 retval
= target_write_u32(target
, STM32_FLASH_KEYR_B0
, KEY2
);
315 if (retval
!= ERROR_OK
)
318 /* unlock option flash registers */
319 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY1
);
320 if (retval
!= ERROR_OK
)
322 retval
= target_write_u32(target
, STM32_FLASH_OPTKEYR_B0
, KEY2
);
323 if (retval
!= ERROR_OK
)
326 /* program option bytes */
327 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_OPTPG
| FLASH_OPTWRE
);
328 if (retval
!= ERROR_OK
)
331 uint8_t opt_bytes
[16];
333 target_buffer_set_u16(target
, opt_bytes
, stm32x_info
->option_bytes
.RDP
);
334 target_buffer_set_u16(target
, opt_bytes
+ 2, stm32x_info
->option_bytes
.user_options
);
335 target_buffer_set_u16(target
, opt_bytes
+ 4, stm32x_info
->option_bytes
.user_data
& 0xff);
336 target_buffer_set_u16(target
, opt_bytes
+ 6, (stm32x_info
->option_bytes
.user_data
>> 8) & 0xff);
337 target_buffer_set_u16(target
, opt_bytes
+ 8, stm32x_info
->option_bytes
.protection
[0]);
338 target_buffer_set_u16(target
, opt_bytes
+ 10, stm32x_info
->option_bytes
.protection
[1]);
339 target_buffer_set_u16(target
, opt_bytes
+ 12, stm32x_info
->option_bytes
.protection
[2]);
340 target_buffer_set_u16(target
, opt_bytes
+ 14, stm32x_info
->option_bytes
.protection
[3]);
342 uint32_t offset
= STM32_OB_RDP
- bank
->base
;
343 retval
= stm32x_write_block(bank
, opt_bytes
, offset
, sizeof(opt_bytes
) / 2);
344 if (retval
!= ERROR_OK
) {
345 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
)
346 LOG_ERROR("working area required to erase options bytes");
350 retval
= target_write_u32(target
, STM32_FLASH_CR_B0
, FLASH_LOCK
);
351 if (retval
!= ERROR_OK
)
357 static int stm32x_protect_check(struct flash_bank
*bank
)
359 struct target
*target
= bank
->target
;
360 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
367 int retval
= stm32x_check_operation_supported(bank
);
368 if (ERROR_OK
!= retval
)
371 /* medium density - each bit refers to a 4bank protection
372 * high density - each bit refers to a 2bank protection */
373 retval
= target_read_u32(target
, STM32_FLASH_WRPR_B0
, &protection
);
374 if (retval
!= ERROR_OK
)
377 /* medium density - each protection bit is for 4 * 1K pages
378 * high density - each protection bit is for 2 * 2K pages */
379 num_bits
= (bank
->num_sectors
/ stm32x_info
->ppage_size
);
381 if (stm32x_info
->ppage_size
== 2) {
382 /* high density flash/connectivity line protection */
386 if (protection
& (1 << 31))
389 /* bit 31 controls sector 62 - 255 protection for high density
390 * bit 31 controls sector 62 - 127 protection for connectivity line */
391 for (s
= 62; s
< bank
->num_sectors
; s
++)
392 bank
->sectors
[s
].is_protected
= set
;
394 if (bank
->num_sectors
> 61)
397 for (i
= 0; i
< num_bits
; i
++) {
400 if (protection
& (1 << i
))
403 for (s
= 0; s
< stm32x_info
->ppage_size
; s
++)
404 bank
->sectors
[(i
* stm32x_info
->ppage_size
) + s
].is_protected
= set
;
407 /* low/medium density flash protection */
408 for (i
= 0; i
< num_bits
; i
++) {
411 if (protection
& (1 << i
))
414 for (s
= 0; s
< stm32x_info
->ppage_size
; s
++)
415 bank
->sectors
[(i
* stm32x_info
->ppage_size
) + s
].is_protected
= set
;
422 static int stm32x_erase(struct flash_bank
*bank
, int first
, int last
)
424 struct target
*target
= bank
->target
;
427 if (bank
->target
->state
!= TARGET_HALTED
) {
428 LOG_ERROR("Target not halted");
429 return ERROR_TARGET_NOT_HALTED
;
432 if ((first
== 0) && (last
== (bank
->num_sectors
- 1)))
433 return stm32x_mass_erase(bank
);
435 /* unlock flash registers */
436 int retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY1
);
437 if (retval
!= ERROR_OK
)
439 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY2
);
440 if (retval
!= ERROR_OK
)
443 for (i
= first
; i
<= last
; i
++) {
444 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_PER
);
445 if (retval
!= ERROR_OK
)
447 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_AR
),
448 bank
->base
+ bank
->sectors
[i
].offset
);
449 if (retval
!= ERROR_OK
)
451 retval
= target_write_u32(target
,
452 stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_PER
| FLASH_STRT
);
453 if (retval
!= ERROR_OK
)
456 retval
= stm32x_wait_status_busy(bank
, FLASH_ERASE_TIMEOUT
);
457 if (retval
!= ERROR_OK
)
460 bank
->sectors
[i
].is_erased
= 1;
463 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_LOCK
);
464 if (retval
!= ERROR_OK
)
470 static int stm32x_protect(struct flash_bank
*bank
, int set
, int first
, int last
)
472 struct stm32x_flash_bank
*stm32x_info
= NULL
;
473 struct target
*target
= bank
->target
;
474 uint16_t prot_reg
[4] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
479 stm32x_info
= bank
->driver_priv
;
481 if (target
->state
!= TARGET_HALTED
) {
482 LOG_ERROR("Target not halted");
483 return ERROR_TARGET_NOT_HALTED
;
486 int retval
= stm32x_check_operation_supported(bank
);
487 if (ERROR_OK
!= retval
)
490 if ((first
% stm32x_info
->ppage_size
) != 0) {
491 LOG_WARNING("aligned start protect sector to a %d sector boundary",
492 stm32x_info
->ppage_size
);
493 first
= first
- (first
% stm32x_info
->ppage_size
);
495 if (((last
+ 1) % stm32x_info
->ppage_size
) != 0) {
496 LOG_WARNING("aligned end protect sector to a %d sector boundary",
497 stm32x_info
->ppage_size
);
499 last
= last
- (last
% stm32x_info
->ppage_size
);
503 /* medium density - each bit refers to a 4bank protection
504 * high density - each bit refers to a 2bank protection */
505 retval
= target_read_u32(target
, STM32_FLASH_WRPR_B0
, &protection
);
506 if (retval
!= ERROR_OK
)
509 prot_reg
[0] = (uint16_t)protection
;
510 prot_reg
[1] = (uint16_t)(protection
>> 8);
511 prot_reg
[2] = (uint16_t)(protection
>> 16);
512 prot_reg
[3] = (uint16_t)(protection
>> 24);
514 if (stm32x_info
->ppage_size
== 2) {
515 /* high density flash */
517 /* bit 7 controls sector 62 - 255 protection */
520 prot_reg
[3] &= ~(1 << 7);
522 prot_reg
[3] |= (1 << 7);
530 for (i
= first
; i
<= last
; i
++) {
531 reg
= (i
/ stm32x_info
->ppage_size
) / 8;
532 bit
= (i
/ stm32x_info
->ppage_size
) - (reg
* 8);
535 prot_reg
[reg
] &= ~(1 << bit
);
537 prot_reg
[reg
] |= (1 << bit
);
540 /* medium density flash */
541 for (i
= first
; i
<= last
; i
++) {
542 reg
= (i
/ stm32x_info
->ppage_size
) / 8;
543 bit
= (i
/ stm32x_info
->ppage_size
) - (reg
* 8);
546 prot_reg
[reg
] &= ~(1 << bit
);
548 prot_reg
[reg
] |= (1 << bit
);
552 status
= stm32x_erase_options(bank
);
553 if (status
!= ERROR_OK
)
556 stm32x_info
->option_bytes
.protection
[0] = prot_reg
[0];
557 stm32x_info
->option_bytes
.protection
[1] = prot_reg
[1];
558 stm32x_info
->option_bytes
.protection
[2] = prot_reg
[2];
559 stm32x_info
->option_bytes
.protection
[3] = prot_reg
[3];
561 return stm32x_write_options(bank
);
564 static int stm32x_write_block(struct flash_bank
*bank
, const uint8_t *buffer
,
565 uint32_t offset
, uint32_t count
)
567 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
568 struct target
*target
= bank
->target
;
569 uint32_t buffer_size
= 16384;
570 struct working_area
*write_algorithm
;
571 struct working_area
*source
;
572 uint32_t address
= bank
->base
+ offset
;
573 struct reg_param reg_params
[5];
574 struct armv7m_algorithm armv7m_info
;
575 int retval
= ERROR_OK
;
577 /* see contrib/loaders/flash/stm32f1x.S for src */
579 static const uint8_t stm32x_flash_write_code
[] = {
580 /* #define STM32_FLASH_SR_OFFSET 0x0C */
582 0x16, 0x68, /* ldr r6, [r2, #0] */
583 0x00, 0x2e, /* cmp r6, #0 */
584 0x18, 0xd0, /* beq exit */
585 0x55, 0x68, /* ldr r5, [r2, #4] */
586 0xb5, 0x42, /* cmp r5, r6 */
587 0xf9, 0xd0, /* beq wait_fifo */
588 0x2e, 0x88, /* ldrh r6, [r5, #0] */
589 0x26, 0x80, /* strh r6, [r4, #0] */
590 0x02, 0x35, /* adds r5, #2 */
591 0x02, 0x34, /* adds r4, #2 */
593 0xc6, 0x68, /* ldr r6, [r0, #STM32_FLASH_SR_OFFSET] */
594 0x01, 0x27, /* movs r7, #1 */
595 0x3e, 0x42, /* tst r6, r7 */
596 0xfb, 0xd1, /* bne busy */
597 0x14, 0x27, /* movs r7, #0x14 */
598 0x3e, 0x42, /* tst r6, r7 */
599 0x08, 0xd1, /* bne error */
600 0x9d, 0x42, /* cmp r5, r3 */
601 0x01, 0xd3, /* bcc no_wrap */
602 0x15, 0x46, /* mov r5, r2 */
603 0x08, 0x35, /* adds r5, #8 */
605 0x55, 0x60, /* str r5, [r2, #4] */
606 0x01, 0x39, /* subs r1, r1, #1 */
607 0x00, 0x29, /* cmp r1, #0 */
608 0x02, 0xd0, /* beq exit */
609 0xe5, 0xe7, /* b wait_fifo */
611 0x00, 0x20, /* movs r0, #0 */
612 0x50, 0x60, /* str r0, [r2, #4] */
614 0x30, 0x46, /* mov r0, r6 */
615 0x00, 0xbe, /* bkpt #0 */
618 /* flash write code */
619 if (target_alloc_working_area(target
, sizeof(stm32x_flash_write_code
),
620 &write_algorithm
) != ERROR_OK
) {
621 LOG_WARNING("no working area available, can't do block memory writes");
622 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
625 retval
= target_write_buffer(target
, write_algorithm
->address
,
626 sizeof(stm32x_flash_write_code
), stm32x_flash_write_code
);
627 if (retval
!= ERROR_OK
)
631 while (target_alloc_working_area_try(target
, buffer_size
, &source
) != ERROR_OK
) {
633 buffer_size
&= ~3UL; /* Make sure it's 4 byte aligned */
634 if (buffer_size
<= 256) {
635 /* we already allocated the writing code, but failed to get a
636 * buffer, free the algorithm */
637 target_free_working_area(target
, write_algorithm
);
639 LOG_WARNING("no large enough working area available, can't do block memory writes");
640 return ERROR_TARGET_RESOURCE_NOT_AVAILABLE
;
644 init_reg_param(®_params
[0], "r0", 32, PARAM_IN_OUT
); /* flash base (in), status (out) */
645 init_reg_param(®_params
[1], "r1", 32, PARAM_OUT
); /* count (halfword-16bit) */
646 init_reg_param(®_params
[2], "r2", 32, PARAM_OUT
); /* buffer start */
647 init_reg_param(®_params
[3], "r3", 32, PARAM_OUT
); /* buffer end */
648 init_reg_param(®_params
[4], "r4", 32, PARAM_IN_OUT
); /* target address */
650 buf_set_u32(reg_params
[0].value
, 0, 32, stm32x_info
->register_base
);
651 buf_set_u32(reg_params
[1].value
, 0, 32, count
);
652 buf_set_u32(reg_params
[2].value
, 0, 32, source
->address
);
653 buf_set_u32(reg_params
[3].value
, 0, 32, source
->address
+ source
->size
);
654 buf_set_u32(reg_params
[4].value
, 0, 32, address
);
656 armv7m_info
.common_magic
= ARMV7M_COMMON_MAGIC
;
657 armv7m_info
.core_mode
= ARM_MODE_THREAD
;
659 retval
= target_run_flash_async_algorithm(target
, buffer
, count
, 2,
662 source
->address
, source
->size
,
663 write_algorithm
->address
, 0,
666 if (retval
== ERROR_FLASH_OPERATION_FAILED
) {
667 LOG_ERROR("flash write failed at address 0x%"PRIx32
,
668 buf_get_u32(reg_params
[4].value
, 0, 32));
670 if (buf_get_u32(reg_params
[0].value
, 0, 32) & FLASH_PGERR
) {
671 LOG_ERROR("flash memory not erased before writing");
672 /* Clear but report errors */
673 target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
), FLASH_PGERR
);
676 if (buf_get_u32(reg_params
[0].value
, 0, 32) & FLASH_WRPRTERR
) {
677 LOG_ERROR("flash memory write protected");
678 /* Clear but report errors */
679 target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_SR
), FLASH_WRPRTERR
);
683 target_free_working_area(target
, source
);
684 target_free_working_area(target
, write_algorithm
);
686 destroy_reg_param(®_params
[0]);
687 destroy_reg_param(®_params
[1]);
688 destroy_reg_param(®_params
[2]);
689 destroy_reg_param(®_params
[3]);
690 destroy_reg_param(®_params
[4]);
695 static int stm32x_write(struct flash_bank
*bank
, const uint8_t *buffer
,
696 uint32_t offset
, uint32_t count
)
698 struct target
*target
= bank
->target
;
699 uint8_t *new_buffer
= NULL
;
701 if (bank
->target
->state
!= TARGET_HALTED
) {
702 LOG_ERROR("Target not halted");
703 return ERROR_TARGET_NOT_HALTED
;
707 LOG_ERROR("offset 0x%" PRIx32
" breaks required 2-byte alignment", offset
);
708 return ERROR_FLASH_DST_BREAKS_ALIGNMENT
;
711 /* If there's an odd number of bytes, the data has to be padded. Duplicate
712 * the buffer and use the normal code path with a single block write since
713 * it's probably cheaper than to special case the last odd write using
714 * discrete accesses. */
716 new_buffer
= malloc(count
+ 1);
717 if (new_buffer
== NULL
) {
718 LOG_ERROR("odd number of bytes to write and no memory for padding buffer");
721 LOG_INFO("odd number of bytes to write, padding with 0xff");
722 buffer
= memcpy(new_buffer
, buffer
, count
);
723 new_buffer
[count
++] = 0xff;
726 uint32_t words_remaining
= count
/ 2;
729 /* unlock flash registers */
730 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY1
);
731 if (retval
!= ERROR_OK
)
733 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY2
);
734 if (retval
!= ERROR_OK
)
737 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_PG
);
738 if (retval
!= ERROR_OK
)
741 /* try using a block write */
742 retval
= stm32x_write_block(bank
, buffer
, offset
, words_remaining
);
744 if (retval
== ERROR_TARGET_RESOURCE_NOT_AVAILABLE
) {
745 /* if block write failed (no sufficient working area),
746 * we use normal (slow) single halfword accesses */
747 LOG_WARNING("couldn't use block writes, falling back to single memory accesses");
749 while (words_remaining
> 0) {
751 memcpy(&value
, buffer
, sizeof(uint16_t));
753 retval
= target_write_u16(target
, bank
->base
+ offset
, value
);
754 if (retval
!= ERROR_OK
)
755 goto reset_pg_and_lock
;
757 retval
= stm32x_wait_status_busy(bank
, 5);
758 if (retval
!= ERROR_OK
)
759 goto reset_pg_and_lock
;
768 retval2
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_LOCK
);
769 if (retval
== ERROR_OK
)
779 static int stm32x_get_device_id(struct flash_bank
*bank
, uint32_t *device_id
)
781 /* This check the device CPUID core register to detect
782 * the M0 from the M3 devices. */
784 struct target
*target
= bank
->target
;
785 uint32_t cpuid
, device_id_register
= 0;
787 /* Get the CPUID from the ARM Core
788 * http://infocenter.arm.com/help/topic/com.arm.doc.ddi0432c/DDI0432C_cortex_m0_r0p0_trm.pdf 4.2.1 */
789 int retval
= target_read_u32(target
, 0xE000ED00, &cpuid
);
790 if (retval
!= ERROR_OK
)
793 if (((cpuid
>> 4) & 0xFFF) == 0xC20) {
794 /* 0xC20 is M0 devices */
795 device_id_register
= 0x40015800;
796 } else if (((cpuid
>> 4) & 0xFFF) == 0xC23) {
797 /* 0xC23 is M3 devices */
798 device_id_register
= 0xE0042000;
799 } else if (((cpuid
>> 4) & 0xFFF) == 0xC24) {
800 /* 0xC24 is M4 devices */
801 device_id_register
= 0xE0042000;
803 LOG_ERROR("Cannot identify target as a stm32x");
807 /* read stm32 device id register */
808 retval
= target_read_u32(target
, device_id_register
, device_id
);
809 if (retval
!= ERROR_OK
)
815 static int stm32x_get_flash_size(struct flash_bank
*bank
, uint16_t *flash_size_in_kb
)
817 struct target
*target
= bank
->target
;
818 uint32_t cpuid
, flash_size_reg
;
820 int retval
= target_read_u32(target
, 0xE000ED00, &cpuid
);
821 if (retval
!= ERROR_OK
)
824 if (((cpuid
>> 4) & 0xFFF) == 0xC20) {
825 /* 0xC20 is M0 devices */
826 flash_size_reg
= 0x1FFFF7CC;
827 } else if (((cpuid
>> 4) & 0xFFF) == 0xC23) {
828 /* 0xC23 is M3 devices */
829 flash_size_reg
= 0x1FFFF7E0;
830 } else if (((cpuid
>> 4) & 0xFFF) == 0xC24) {
831 /* 0xC24 is M4 devices */
832 flash_size_reg
= 0x1FFFF7CC;
834 LOG_ERROR("Cannot identify target as a stm32x");
838 retval
= target_read_u16(target
, flash_size_reg
, flash_size_in_kb
);
839 if (retval
!= ERROR_OK
)
845 static int stm32x_probe(struct flash_bank
*bank
)
847 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
849 uint16_t flash_size_in_kb
;
850 uint16_t max_flash_size_in_kb
;
853 uint32_t base_address
= 0x08000000;
855 stm32x_info
->probed
= 0;
856 stm32x_info
->register_base
= FLASH_REG_BASE_B0
;
857 stm32x_info
->user_data_offset
= 10;
858 stm32x_info
->option_offset
= 0;
860 /* default factory protection level */
861 stm32x_info
->default_rdp
= 0x5AA5;
863 /* read stm32 device id register */
864 int retval
= stm32x_get_device_id(bank
, &device_id
);
865 if (retval
!= ERROR_OK
)
868 LOG_INFO("device id = 0x%08" PRIx32
"", device_id
);
870 /* set page size, protection granularity and max flash size depending on family */
871 switch (device_id
& 0xfff) {
872 case 0x410: /* medium density */
874 stm32x_info
->ppage_size
= 4;
875 max_flash_size_in_kb
= 128;
877 case 0x412: /* low density */
879 stm32x_info
->ppage_size
= 4;
880 max_flash_size_in_kb
= 32;
882 case 0x414: /* high density */
884 stm32x_info
->ppage_size
= 2;
885 max_flash_size_in_kb
= 512;
887 case 0x418: /* connectivity line density */
889 stm32x_info
->ppage_size
= 2;
890 max_flash_size_in_kb
= 256;
892 case 0x420: /* value line density */
894 stm32x_info
->ppage_size
= 4;
895 max_flash_size_in_kb
= 128;
897 case 0x422: /* stm32f302xb/c */
899 stm32x_info
->ppage_size
= 2;
900 max_flash_size_in_kb
= 256;
901 stm32x_info
->user_data_offset
= 16;
902 stm32x_info
->option_offset
= 6;
903 stm32x_info
->default_rdp
= 0x55AA;
905 case 0x428: /* value line High density */
907 stm32x_info
->ppage_size
= 4;
908 max_flash_size_in_kb
= 128;
910 case 0x430: /* xl line density (dual flash banks) */
912 stm32x_info
->ppage_size
= 2;
913 max_flash_size_in_kb
= 1024;
914 stm32x_info
->has_dual_banks
= true;
916 case 0x432: /* stm32f37x */
918 stm32x_info
->ppage_size
= 2;
919 max_flash_size_in_kb
= 256;
920 stm32x_info
->user_data_offset
= 16;
921 stm32x_info
->option_offset
= 6;
922 stm32x_info
->default_rdp
= 0x55AA;
924 case 0x438: /* stm32f33x */
925 case 0x439: /* stm32f302x6/8 */
927 stm32x_info
->ppage_size
= 2;
928 max_flash_size_in_kb
= 64;
929 stm32x_info
->user_data_offset
= 16;
930 stm32x_info
->option_offset
= 6;
931 stm32x_info
->default_rdp
= 0x55AA;
933 case 0x440: /* stm32f05x */
934 case 0x444: /* stm32f03x */
935 case 0x445: /* stm32f04x */
937 stm32x_info
->ppage_size
= 4;
938 max_flash_size_in_kb
= 64;
939 stm32x_info
->user_data_offset
= 16;
940 stm32x_info
->option_offset
= 6;
941 stm32x_info
->default_rdp
= 0x55AA;
943 case 0x448: /* stm32f07x */
945 stm32x_info
->ppage_size
= 4;
946 max_flash_size_in_kb
= 128;
947 stm32x_info
->user_data_offset
= 16;
948 stm32x_info
->option_offset
= 6;
949 stm32x_info
->default_rdp
= 0x55AA;
951 case 0x442: /* stm32f09x */
953 stm32x_info
->ppage_size
= 4;
954 max_flash_size_in_kb
= 256;
955 stm32x_info
->user_data_offset
= 16;
956 stm32x_info
->option_offset
= 6;
957 stm32x_info
->default_rdp
= 0x55AA;
960 LOG_WARNING("Cannot identify target as a STM32 family.");
964 /* get flash size from target. */
965 retval
= stm32x_get_flash_size(bank
, &flash_size_in_kb
);
967 /* failed reading flash size or flash size invalid (early silicon),
968 * default to max target family */
969 if (retval
!= ERROR_OK
|| flash_size_in_kb
== 0xffff || flash_size_in_kb
== 0) {
970 LOG_WARNING("STM32 flash size failed, probe inaccurate - assuming %dk flash",
971 max_flash_size_in_kb
);
972 flash_size_in_kb
= max_flash_size_in_kb
;
975 if (stm32x_info
->has_dual_banks
) {
976 /* split reported size into matching bank */
977 if (bank
->base
!= 0x08080000) {
978 /* bank 0 will be fixed 512k */
979 flash_size_in_kb
= 512;
981 flash_size_in_kb
-= 512;
982 /* bank1 also uses a register offset */
983 stm32x_info
->register_base
= FLASH_REG_BASE_B1
;
984 base_address
= 0x08080000;
988 /* if the user sets the size manually then ignore the probed value
989 * this allows us to work around devices that have a invalid flash size register value */
990 if (stm32x_info
->user_bank_size
) {
991 LOG_INFO("ignoring flash probed value, using configured bank size");
992 flash_size_in_kb
= stm32x_info
->user_bank_size
/ 1024;
995 LOG_INFO("flash size = %dkbytes", flash_size_in_kb
);
997 /* did we assign flash size? */
998 assert(flash_size_in_kb
!= 0xffff);
1000 /* calculate numbers of pages */
1001 int num_pages
= flash_size_in_kb
* 1024 / page_size
;
1003 /* check that calculation result makes sense */
1004 assert(num_pages
> 0);
1006 if (bank
->sectors
) {
1007 free(bank
->sectors
);
1008 bank
->sectors
= NULL
;
1011 bank
->base
= base_address
;
1012 bank
->size
= (num_pages
* page_size
);
1013 bank
->num_sectors
= num_pages
;
1014 bank
->sectors
= malloc(sizeof(struct flash_sector
) * num_pages
);
1016 for (i
= 0; i
< num_pages
; i
++) {
1017 bank
->sectors
[i
].offset
= i
* page_size
;
1018 bank
->sectors
[i
].size
= page_size
;
1019 bank
->sectors
[i
].is_erased
= -1;
1020 bank
->sectors
[i
].is_protected
= 1;
1023 stm32x_info
->probed
= 1;
1028 static int stm32x_auto_probe(struct flash_bank
*bank
)
1030 struct stm32x_flash_bank
*stm32x_info
= bank
->driver_priv
;
1031 if (stm32x_info
->probed
)
1033 return stm32x_probe(bank
);
1037 COMMAND_HANDLER(stm32x_handle_part_id_command
)
1043 static int get_stm32x_info(struct flash_bank
*bank
, char *buf
, int buf_size
)
1045 uint32_t dbgmcu_idcode
;
1047 /* read stm32 device id register */
1048 int retval
= stm32x_get_device_id(bank
, &dbgmcu_idcode
);
1049 if (retval
!= ERROR_OK
)
1052 uint16_t device_id
= dbgmcu_idcode
& 0xfff;
1053 uint16_t rev_id
= dbgmcu_idcode
>> 16;
1054 const char *device_str
;
1055 const char *rev_str
= NULL
;
1057 switch (device_id
) {
1059 device_str
= "STM32F10x (Medium Density)";
1081 device_str
= "STM32F10x (Low Density)";
1091 device_str
= "STM32F10x (High Density)";
1109 device_str
= "STM32F10x (Connectivity)";
1123 device_str
= "STM32F100 (Low/Medium Density)";
1137 device_str
= "STM32F302xB/C";
1159 device_str
= "STM32F100 (High Density)";
1173 device_str
= "STM32F10x (XL Density)";
1183 device_str
= "STM32F37x";
1197 device_str
= "STM32F33x";
1207 device_str
= "STM32F302x6/8";
1221 device_str
= "STM32F03x";
1235 device_str
= "STM32F05x";
1249 device_str
= "STM32F04x";
1263 device_str
= "STM32F07x";
1277 device_str
= "STM32F09x";
1291 snprintf(buf
, buf_size
, "Cannot identify target as a STM32F0/1/3\n");
1295 if (rev_str
!= NULL
)
1296 snprintf(buf
, buf_size
, "%s - Rev: %s", device_str
, rev_str
);
1298 snprintf(buf
, buf_size
, "%s - Rev: unknown (0x%04x)", device_str
, rev_id
);
1303 COMMAND_HANDLER(stm32x_handle_lock_command
)
1305 struct target
*target
= NULL
;
1306 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1309 return ERROR_COMMAND_SYNTAX_ERROR
;
1311 struct flash_bank
*bank
;
1312 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1313 if (ERROR_OK
!= retval
)
1316 stm32x_info
= bank
->driver_priv
;
1318 target
= bank
->target
;
1320 if (target
->state
!= TARGET_HALTED
) {
1321 LOG_ERROR("Target not halted");
1322 return ERROR_TARGET_NOT_HALTED
;
1325 retval
= stm32x_check_operation_supported(bank
);
1326 if (ERROR_OK
!= retval
)
1329 if (stm32x_erase_options(bank
) != ERROR_OK
) {
1330 command_print(CMD_CTX
, "stm32x failed to erase options");
1334 /* set readout protection */
1335 stm32x_info
->option_bytes
.RDP
= 0;
1337 if (stm32x_write_options(bank
) != ERROR_OK
) {
1338 command_print(CMD_CTX
, "stm32x failed to lock device");
1342 command_print(CMD_CTX
, "stm32x locked");
1347 COMMAND_HANDLER(stm32x_handle_unlock_command
)
1349 struct target
*target
= NULL
;
1352 return ERROR_COMMAND_SYNTAX_ERROR
;
1354 struct flash_bank
*bank
;
1355 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1356 if (ERROR_OK
!= retval
)
1359 target
= bank
->target
;
1361 if (target
->state
!= TARGET_HALTED
) {
1362 LOG_ERROR("Target not halted");
1363 return ERROR_TARGET_NOT_HALTED
;
1366 retval
= stm32x_check_operation_supported(bank
);
1367 if (ERROR_OK
!= retval
)
1370 if (stm32x_erase_options(bank
) != ERROR_OK
) {
1371 command_print(CMD_CTX
, "stm32x failed to unlock device");
1375 if (stm32x_write_options(bank
) != ERROR_OK
) {
1376 command_print(CMD_CTX
, "stm32x failed to lock device");
1380 command_print(CMD_CTX
, "stm32x unlocked.\n"
1381 "INFO: a reset or power cycle is required "
1382 "for the new settings to take effect.");
1387 COMMAND_HANDLER(stm32x_handle_options_read_command
)
1389 uint32_t optionbyte
;
1390 struct target
*target
= NULL
;
1391 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1394 return ERROR_COMMAND_SYNTAX_ERROR
;
1396 struct flash_bank
*bank
;
1397 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1398 if (ERROR_OK
!= retval
)
1401 stm32x_info
= bank
->driver_priv
;
1403 target
= bank
->target
;
1405 if (target
->state
!= TARGET_HALTED
) {
1406 LOG_ERROR("Target not halted");
1407 return ERROR_TARGET_NOT_HALTED
;
1410 retval
= stm32x_check_operation_supported(bank
);
1411 if (ERROR_OK
!= retval
)
1414 retval
= target_read_u32(target
, STM32_FLASH_OBR_B0
, &optionbyte
);
1415 if (retval
!= ERROR_OK
)
1417 command_print(CMD_CTX
, "Option Byte: 0x%" PRIx32
"", optionbyte
);
1419 int user_data
= optionbyte
;
1421 if (optionbyte
>> OPT_ERROR
& 1)
1422 command_print(CMD_CTX
, "Option Byte Complement Error");
1424 if (optionbyte
>> OPT_READOUT
& 1)
1425 command_print(CMD_CTX
, "Readout Protection On");
1427 command_print(CMD_CTX
, "Readout Protection Off");
1429 /* user option bytes are offset depending on variant */
1430 optionbyte
>>= stm32x_info
->option_offset
;
1432 if (optionbyte
>> OPT_RDWDGSW
& 1)
1433 command_print(CMD_CTX
, "Software Watchdog");
1435 command_print(CMD_CTX
, "Hardware Watchdog");
1437 if (optionbyte
>> OPT_RDRSTSTOP
& 1)
1438 command_print(CMD_CTX
, "Stop: No reset generated");
1440 command_print(CMD_CTX
, "Stop: Reset generated");
1442 if (optionbyte
>> OPT_RDRSTSTDBY
& 1)
1443 command_print(CMD_CTX
, "Standby: No reset generated");
1445 command_print(CMD_CTX
, "Standby: Reset generated");
1447 if (stm32x_info
->has_dual_banks
) {
1448 if (optionbyte
>> OPT_BFB2
& 1)
1449 command_print(CMD_CTX
, "Boot: Bank 0");
1451 command_print(CMD_CTX
, "Boot: Bank 1");
1454 command_print(CMD_CTX
, "User Option0: 0x%02" PRIx8
,
1455 (uint8_t)((user_data
>> stm32x_info
->user_data_offset
) & 0xff));
1456 command_print(CMD_CTX
, "User Option1: 0x%02" PRIx8
,
1457 (uint8_t)((user_data
>> (stm32x_info
->user_data_offset
+ 8)) & 0xff));
1462 COMMAND_HANDLER(stm32x_handle_options_write_command
)
1464 struct target
*target
= NULL
;
1465 struct stm32x_flash_bank
*stm32x_info
= NULL
;
1466 uint16_t optionbyte
;
1469 return ERROR_COMMAND_SYNTAX_ERROR
;
1471 struct flash_bank
*bank
;
1472 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1473 if (ERROR_OK
!= retval
)
1476 stm32x_info
= bank
->driver_priv
;
1478 target
= bank
->target
;
1480 if (target
->state
!= TARGET_HALTED
) {
1481 LOG_ERROR("Target not halted");
1482 return ERROR_TARGET_NOT_HALTED
;
1485 retval
= stm32x_check_operation_supported(bank
);
1486 if (ERROR_OK
!= retval
)
1489 retval
= stm32x_read_options(bank
);
1490 if (ERROR_OK
!= retval
)
1493 /* start with current options */
1494 optionbyte
= stm32x_info
->option_bytes
.user_options
;
1496 /* skip over flash bank */
1501 if (strcmp("SWWDG", CMD_ARGV
[0]) == 0)
1502 optionbyte
|= (1 << 0);
1503 else if (strcmp("HWWDG", CMD_ARGV
[0]) == 0)
1504 optionbyte
&= ~(1 << 0);
1505 else if (strcmp("NORSTSTOP", CMD_ARGV
[0]) == 0)
1506 optionbyte
|= (1 << 1);
1507 else if (strcmp("RSTSTOP", CMD_ARGV
[0]) == 0)
1508 optionbyte
&= ~(1 << 1);
1509 else if (strcmp("NORSTSTNDBY", CMD_ARGV
[0]) == 0)
1510 optionbyte
|= (1 << 2);
1511 else if (strcmp("RSTSTNDBY", CMD_ARGV
[0]) == 0)
1512 optionbyte
&= ~(1 << 2);
1513 else if (stm32x_info
->has_dual_banks
) {
1514 if (strcmp("BOOT0", CMD_ARGV
[0]) == 0)
1515 optionbyte
|= (1 << 3);
1516 else if (strcmp("BOOT1", CMD_ARGV
[0]) == 0)
1517 optionbyte
&= ~(1 << 3);
1519 return ERROR_COMMAND_SYNTAX_ERROR
;
1521 return ERROR_COMMAND_SYNTAX_ERROR
;
1526 if (stm32x_erase_options(bank
) != ERROR_OK
) {
1527 command_print(CMD_CTX
, "stm32x failed to erase options");
1531 stm32x_info
->option_bytes
.user_options
= optionbyte
;
1533 if (stm32x_write_options(bank
) != ERROR_OK
) {
1534 command_print(CMD_CTX
, "stm32x failed to write options");
1538 command_print(CMD_CTX
, "stm32x write options complete.\n"
1539 "INFO: a reset or power cycle is required "
1540 "for the new settings to take effect.");
1545 static int stm32x_mass_erase(struct flash_bank
*bank
)
1547 struct target
*target
= bank
->target
;
1549 if (target
->state
!= TARGET_HALTED
) {
1550 LOG_ERROR("Target not halted");
1551 return ERROR_TARGET_NOT_HALTED
;
1554 /* unlock option flash registers */
1555 int retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY1
);
1556 if (retval
!= ERROR_OK
)
1558 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_KEYR
), KEY2
);
1559 if (retval
!= ERROR_OK
)
1562 /* mass erase flash memory */
1563 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_MER
);
1564 if (retval
!= ERROR_OK
)
1566 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
),
1567 FLASH_MER
| FLASH_STRT
);
1568 if (retval
!= ERROR_OK
)
1571 retval
= stm32x_wait_status_busy(bank
, FLASH_ERASE_TIMEOUT
);
1572 if (retval
!= ERROR_OK
)
1575 retval
= target_write_u32(target
, stm32x_get_flash_reg(bank
, STM32_FLASH_CR
), FLASH_LOCK
);
1576 if (retval
!= ERROR_OK
)
1582 COMMAND_HANDLER(stm32x_handle_mass_erase_command
)
1587 return ERROR_COMMAND_SYNTAX_ERROR
;
1589 struct flash_bank
*bank
;
1590 int retval
= CALL_COMMAND_HANDLER(flash_command_get_bank
, 0, &bank
);
1591 if (ERROR_OK
!= retval
)
1594 retval
= stm32x_mass_erase(bank
);
1595 if (retval
== ERROR_OK
) {
1596 /* set all sectors as erased */
1597 for (i
= 0; i
< bank
->num_sectors
; i
++)
1598 bank
->sectors
[i
].is_erased
= 1;
1600 command_print(CMD_CTX
, "stm32x mass erase complete");
1602 command_print(CMD_CTX
, "stm32x mass erase failed");
1607 static const struct command_registration stm32x_exec_command_handlers
[] = {
1610 .handler
= stm32x_handle_lock_command
,
1611 .mode
= COMMAND_EXEC
,
1613 .help
= "Lock entire flash device.",
1617 .handler
= stm32x_handle_unlock_command
,
1618 .mode
= COMMAND_EXEC
,
1620 .help
= "Unlock entire protected flash device.",
1623 .name
= "mass_erase",
1624 .handler
= stm32x_handle_mass_erase_command
,
1625 .mode
= COMMAND_EXEC
,
1627 .help
= "Erase entire flash device.",
1630 .name
= "options_read",
1631 .handler
= stm32x_handle_options_read_command
,
1632 .mode
= COMMAND_EXEC
,
1634 .help
= "Read and display device option byte.",
1637 .name
= "options_write",
1638 .handler
= stm32x_handle_options_write_command
,
1639 .mode
= COMMAND_EXEC
,
1640 .usage
= "bank_id ('SWWDG'|'HWWDG') "
1641 "('RSTSTNDBY'|'NORSTSTNDBY') "
1642 "('RSTSTOP'|'NORSTSTOP')",
1643 .help
= "Replace bits in device option byte.",
1645 COMMAND_REGISTRATION_DONE
1648 static const struct command_registration stm32x_command_handlers
[] = {
1651 .mode
= COMMAND_ANY
,
1652 .help
= "stm32f1x flash command group",
1654 .chain
= stm32x_exec_command_handlers
,
1656 COMMAND_REGISTRATION_DONE
1659 struct flash_driver stm32f1x_flash
= {
1661 .commands
= stm32x_command_handlers
,
1662 .flash_bank_command
= stm32x_flash_bank_command
,
1663 .erase
= stm32x_erase
,
1664 .protect
= stm32x_protect
,
1665 .write
= stm32x_write
,
1666 .read
= default_flash_read
,
1667 .probe
= stm32x_probe
,
1668 .auto_probe
= stm32x_auto_probe
,
1669 .erase_check
= default_flash_blank_check
,
1670 .protect_check
= stm32x_protect_check
,
1671 .info
= get_stm32x_info
,
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)