nds32: drop it, together with aice adapter driver
[openocd.git] / src / target / Makefile.am
1 # SPDX-License-Identifier: GPL-2.0-or-later
2
3 %C%_libtarget_la_LIBADD = %D%/openrisc/libopenrisc.la \
4 %D%/riscv/libriscv.la \
5 %D%/xtensa/libxtensa.la \
6 %D%/espressif/libespressif.la
7
8 %C%_libtarget_la_CPPFLAGS = $(AM_CPPFLAGS)
9
10 STARTUP_TCL_SRCS += %D%/startup.tcl
11
12 noinst_LTLIBRARIES += %D%/libtarget.la
13 %C%_libtarget_la_SOURCES = \
14 $(TARGET_CORE_SRC) \
15 $(ARM_DEBUG_SRC) \
16 $(ARMV4_5_SRC) \
17 $(ARMV6_SRC) \
18 $(ARMV7_SRC) \
19 $(ARM_MISC_SRC) \
20 $(AVR32_SRC) \
21 $(MIPS32_SRC) \
22 $(STM8_SRC) \
23 $(INTEL_IA32_SRC) \
24 $(ESIRISC_SRC) \
25 $(ARC_SRC) \
26 %D%/avrt.c \
27 %D%/dsp563xx.c \
28 %D%/dsp563xx_once.c \
29 %D%/dsp5680xx.c \
30 %D%/hla_target.c \
31 $(ARMV8_SRC) \
32 $(MIPS64_SRC)
33
34 if HAVE_CAPSTONE
35 %C%_libtarget_la_CPPFLAGS += $(CAPSTONE_CFLAGS)
36 %C%_libtarget_la_LIBADD += $(CAPSTONE_LIBS)
37 endif
38
39 TARGET_CORE_SRC = \
40 %D%/algorithm.c \
41 %D%/register.c \
42 %D%/image.c \
43 %D%/breakpoints.c \
44 %D%/target.c \
45 %D%/target_request.c \
46 %D%/testee.c \
47 %D%/semihosting_common.c \
48 %D%/smp.c \
49 %D%/rtt.c
50
51 ARMV4_5_SRC = \
52 %D%/armv4_5.c \
53 %D%/armv4_5_mmu.c \
54 %D%/armv4_5_cache.c \
55 $(ARM7_9_SRC)
56
57 ARM7_9_SRC = \
58 %D%/arm7_9_common.c \
59 %D%/arm7tdmi.c \
60 %D%/arm720t.c \
61 %D%/arm9tdmi.c \
62 %D%/arm920t.c \
63 %D%/arm966e.c \
64 %D%/arm946e.c \
65 %D%/arm926ejs.c \
66 %D%/feroceon.c
67
68 ARM_MISC_SRC = \
69 %D%/fa526.c \
70 %D%/xscale.c
71
72 ARMV6_SRC = \
73 %D%/arm11.c \
74 %D%/arm11_dbgtap.c
75
76 ARMV7_SRC = \
77 %D%/armv7m.c \
78 %D%/armv7m_trace.c \
79 %D%/cortex_m.c \
80 %D%/armv7a.c \
81 %D%/armv7a_mmu.c \
82 %D%/cortex_a.c \
83 %D%/ls1_sap.c \
84 %D%/mem_ap.c
85
86 ARMV8_SRC = \
87 %D%/armv8_dpm.c \
88 %D%/armv8_opcodes.c \
89 %D%/aarch64.c \
90 %D%/a64_disassembler.c \
91 %D%/armv8.c \
92 %D%/armv8_cache.c
93
94 ARM_DEBUG_SRC = \
95 %D%/arm_dpm.c \
96 %D%/arm_jtag.c \
97 %D%/arm_disassembler.c \
98 %D%/arm_simulator.c \
99 %D%/arm_semihosting.c \
100 %D%/arm_adi_v5.c \
101 %D%/arm_dap.c \
102 %D%/armv7a_cache.c \
103 %D%/armv7a_cache_l2x.c \
104 %D%/adi_v5_dapdirect.c \
105 %D%/adi_v5_jtag.c \
106 %D%/adi_v5_swd.c \
107 %D%/embeddedice.c \
108 %D%/trace.c \
109 %D%/etb.c \
110 %D%/etm.c \
111 %D%/etm_dummy.c \
112 %D%/arm_tpiu_swo.c \
113 %D%/arm_cti.c
114
115 AVR32_SRC = \
116 %D%/avr32_ap7k.c \
117 %D%/avr32_jtag.c \
118 %D%/avr32_mem.c \
119 %D%/avr32_regs.c
120
121 MIPS32_SRC = \
122 %D%/mips32.c \
123 %D%/mips_m4k.c \
124 %D%/mips32_pracc.c \
125 %D%/mips32_dmaacc.c \
126 %D%/mips_ejtag.c
127
128 MIPS64_SRC = \
129 %D%/mips64.c \
130 %D%/mips32_pracc.c \
131 %D%/mips64_pracc.c \
132 %D%/mips_mips64.c \
133 %D%/trace.c \
134 %D%/mips_ejtag.c
135
136 STM8_SRC = \
137 %D%/stm8.c
138
139 INTEL_IA32_SRC = \
140 %D%/quark_x10xx.c \
141 %D%/quark_d20xx.c \
142 %D%/lakemont.c \
143 %D%/x86_32_common.c
144
145 ESIRISC_SRC = \
146 %D%/esirisc.c \
147 %D%/esirisc_jtag.c \
148 %D%/esirisc_trace.c
149
150 ARC_SRC = \
151 %D%/arc.c \
152 %D%/arc_cmd.c \
153 %D%/arc_jtag.c \
154 %D%/arc_mem.c
155
156 %C%_libtarget_la_SOURCES += \
157 %D%/algorithm.h \
158 %D%/arm.h \
159 %D%/arm_coresight.h \
160 %D%/arm_dpm.h \
161 %D%/arm_jtag.h \
162 %D%/arm_adi_v5.h \
163 %D%/armv7a_cache.h \
164 %D%/armv7a_cache_l2x.h \
165 %D%/armv7a_mmu.h \
166 %D%/arm_disassembler.h \
167 %D%/a64_disassembler.h \
168 %D%/arm_opcodes.h \
169 %D%/arm_simulator.h \
170 %D%/arm_semihosting.h \
171 %D%/arm7_9_common.h \
172 %D%/arm7tdmi.h \
173 %D%/arm720t.h \
174 %D%/arm9tdmi.h \
175 %D%/arm920t.h \
176 %D%/arm926ejs.h \
177 %D%/arm966e.h \
178 %D%/arm946e.h \
179 %D%/arm11.h \
180 %D%/arm11_dbgtap.h \
181 %D%/armv4_5.h \
182 %D%/armv4_5_mmu.h \
183 %D%/armv4_5_cache.h \
184 %D%/armv7a.h \
185 %D%/armv7m.h \
186 %D%/armv7m_trace.h \
187 %D%/armv8.h \
188 %D%/armv8_dpm.h \
189 %D%/armv8_opcodes.h \
190 %D%/armv8_cache.h \
191 %D%/avrt.h \
192 %D%/dsp563xx.h \
193 %D%/dsp563xx_once.h \
194 %D%/dsp5680xx.h \
195 %D%/breakpoints.h \
196 %D%/cortex_m.h \
197 %D%/cortex_a.h \
198 %D%/aarch64.h \
199 %D%/embeddedice.h \
200 %D%/etb.h \
201 %D%/etm.h \
202 %D%/etm_dummy.h \
203 %D%/arm_tpiu_swo.h \
204 %D%/image.h \
205 %D%/mips32.h \
206 %D%/mips64.h \
207 %D%/mips_m4k.h \
208 %D%/mips_mips64.h \
209 %D%/mips_ejtag.h \
210 %D%/mips32_pracc.h \
211 %D%/mips32_dmaacc.h \
212 %D%/mips64_pracc.h \
213 %D%/register.h \
214 %D%/target.h \
215 %D%/target_type.h \
216 %D%/trace.h \
217 %D%/target_request.h \
218 %D%/trace.h \
219 %D%/xscale.h \
220 %D%/smp.h \
221 %D%/avr32_ap7k.h \
222 %D%/avr32_jtag.h \
223 %D%/avr32_mem.h \
224 %D%/avr32_regs.h \
225 %D%/semihosting_common.h \
226 %D%/stm8.h \
227 %D%/lakemont.h \
228 %D%/x86_32_common.h \
229 %D%/arm_cti.h \
230 %D%/esirisc.h \
231 %D%/esirisc_jtag.h \
232 %D%/esirisc_regs.h \
233 %D%/esirisc_trace.h \
234 %D%/arc.h \
235 %D%/arc_cmd.h \
236 %D%/arc_jtag.h \
237 %D%/arc_mem.h \
238 %D%/rtt.h
239
240 include %D%/openrisc/Makefile.am
241 include %D%/riscv/Makefile.am
242 include %D%/xtensa/Makefile.am
243 include %D%/espressif/Makefile.am

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)