src/target/armv7a.c

   1 /***************************************************************************
   2  *    Copyright (C) 2009 by David Brownell                                 *
   3  *                                                                         *
   4  *    Copyright (C) ST-Ericsson SA 2011 michel.jaouen@stericsson.com       *
   5  *                                                                         *
   6  *   This program is free software; you can redistribute it and/or modify  *
   7  *   it under the terms of the GNU General Public License as published by  *
   8  *   the Free Software Foundation; either version 2 of the License, or     *
   9  *   (at your option) any later version.                                   *
  10  *                                                                         *
  11  *   This program is distributed in the hope that it will be useful,       *
  12  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  13  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  14  *   GNU General Public License for more details.                          *
  15  *                                                                         *
  16  *   You should have received a copy of the GNU General Public License     *
  17  *   along with this program; if not, write to the                         *
  18  *   Free Software Foundation, Inc.,                                       *
  19  *   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.           *
  20  ***************************************************************************/
  21
  22 #ifdef HAVE_CONFIG_H
  23 #include "config.h"
  24 #endif
  25
  26 #include <helper/replacements.h>
  27
  28 #include "armv7a.h"
  29 #include "arm_disassembler.h"
  30
  31 #include "register.h"
  32 #include <helper/binarybuffer.h>
  33 #include <helper/command.h>
  34
  35 #include <stdlib.h>
  36 #include <string.h>
  37 #include <unistd.h>
  38
  39 #include "arm_opcodes.h"
  40 #include "target.h"
  41 #include "target_type.h"
  42
  43 static void armv7a_show_fault_registers(struct target *target)
  44 {
  45         uint32_t dfsr, ifsr, dfar, ifar;
  46         struct armv7a_common *armv7a = target_to_armv7a(target);
  47         struct arm_dpm *dpm = armv7a->arm.dpm;
  48         int retval;
  49
  50         retval = dpm->prepare(dpm);
  51         if (retval != ERROR_OK)
  52                 return;
  53
  54         /* ARMV4_5_MRC(cpnum, op1, r0, CRn, CRm, op2) */
  55
  56         /* c5/c0 - {data, instruction} fault status registers */
  57         retval = dpm->instr_read_data_r0(dpm,
  58                         ARMV4_5_MRC(15, 0, 0, 5, 0, 0),
  59                         &dfsr);
  60         if (retval != ERROR_OK)
  61                 goto done;
  62
  63         retval = dpm->instr_read_data_r0(dpm,
  64                         ARMV4_5_MRC(15, 0, 0, 5, 0, 1),
  65                         &ifsr);
  66         if (retval != ERROR_OK)
  67                 goto done;
  68
  69         /* c6/c0 - {data, instruction} fault address registers */
  70         retval = dpm->instr_read_data_r0(dpm,
  71                         ARMV4_5_MRC(15, 0, 0, 6, 0, 0),
  72                         &dfar);
  73         if (retval != ERROR_OK)
  74                 goto done;
  75
  76         retval = dpm->instr_read_data_r0(dpm,
  77                         ARMV4_5_MRC(15, 0, 0, 6, 0, 2),
  78                         &ifar);
  79         if (retval != ERROR_OK)
  80                 goto done;
  81
  82         LOG_USER("Data fault registers        DFSR: %8.8" PRIx32
  83                 ", DFAR: %8.8" PRIx32, dfsr, dfar);
  84         LOG_USER("Instruction fault registers IFSR: %8.8" PRIx32
  85                 ", IFAR: %8.8" PRIx32, ifsr, ifar);
  86
  87 done:
  88         /* (void) */ dpm->finish(dpm);
  89 }
  90
  91
  92 /*  retrieve main id register  */
  93 static int armv7a_read_midr(struct target *target)
  94 {
  95         int retval = ERROR_FAIL;
  96         struct armv7a_common *armv7a = target_to_armv7a(target);
  97         struct arm_dpm *dpm = armv7a->arm.dpm;
  98         uint32_t midr;
  99         retval = dpm->prepare(dpm);
 100         if (retval != ERROR_OK)
 101                 goto done;
 102         /* MRC p15,0,<Rd>,c0,c0,0; read main id register*/
 103
 104         retval = dpm->instr_read_data_r0(dpm,
 105                         ARMV4_5_MRC(15, 0, 0, 0, 0, 0),
 106                         &midr);
 107         if (retval != ERROR_OK)
 108                 goto done;
 109
 110         armv7a->rev = (midr & 0xf);
 111         armv7a->partnum = (midr >> 4) & 0xfff;
 112         armv7a->arch = (midr >> 16) & 0xf;
 113         armv7a->variant = (midr >> 20) & 0xf;
 114         armv7a->implementor = (midr >> 24) & 0xff;
 115         LOG_INFO("%s rev %" PRIx32 ", partnum %" PRIx32 ", arch %" PRIx32
 116                          ", variant %" PRIx32 ", implementor %" PRIx32,
 117                  target->cmd_name,
 118                  armv7a->rev,
 119                  armv7a->partnum,
 120                  armv7a->arch,
 121                  armv7a->variant,
 122                  armv7a->implementor);
 123
 124 done:
 125         dpm->finish(dpm);
 126         return retval;
 127 }
 128
 129 static int armv7a_read_ttbcr(struct target *target)
 130 {
 131         struct armv7a_common *armv7a = target_to_armv7a(target);
 132         struct arm_dpm *dpm = armv7a->arm.dpm;
 133         uint32_t ttbcr, ttbcr_n;
 134         int retval = dpm->prepare(dpm);
 135         if (retval != ERROR_OK)
 136                 goto done;
 137         /*  MRC p15,0,<Rt>,c2,c0,2 ; Read CP15 Translation Table Base Control Register*/
 138         retval = dpm->instr_read_data_r0(dpm,
 139                         ARMV4_5_MRC(15, 0, 0, 2, 0, 2),
 140                         &ttbcr);
 141         if (retval != ERROR_OK)
 142                 goto done;
 143
 144         LOG_DEBUG("ttbcr %" PRIx32, ttbcr);
 145
 146         ttbcr_n = ttbcr & 0x7;
 147         armv7a->armv7a_mmu.ttbcr = ttbcr;
 148         armv7a->armv7a_mmu.cached = 1;
 149
 150         /*
 151          * ARM Architecture Reference Manual (ARMv7-A and ARMv7-Redition),
 152          * document # ARM DDI 0406C
 153          */
 154         armv7a->armv7a_mmu.ttbr_range[0]  = 0xffffffff >> ttbcr_n;
 155         armv7a->armv7a_mmu.ttbr_range[1] = 0xffffffff;
 156         armv7a->armv7a_mmu.ttbr_mask[0] = 0xffffffff << (14 - ttbcr_n);
 157         armv7a->armv7a_mmu.ttbr_mask[1] = 0xffffffff << 14;
 158         armv7a->armv7a_mmu.cached = 1;
 159
 160         retval = armv7a_read_midr(target);
 161         if (retval != ERROR_OK)
 162                 goto done;
 163
 164         /* FIXME: why this special case based on part number? */
 165         if ((armv7a->partnum & 0xf) == 0) {
 166                 /*  ARM DDI 0344H , ARM DDI 0407F */
 167                 armv7a->armv7a_mmu.ttbr_mask[0]  = 7 << (32 - ttbcr_n);
 168         }
 169
 170         LOG_DEBUG("ttbr1 %s, ttbr0_mask %" PRIx32 " ttbr1_mask %" PRIx32,
 171                   (ttbcr_n != 0) ? "used" : "not used",
 172                   armv7a->armv7a_mmu.ttbr_mask[0],
 173                   armv7a->armv7a_mmu.ttbr_mask[1]);
 174
 175         /* FIXME: default is hard coded LINUX border  */
 176         armv7a->armv7a_mmu.os_border = 0xc0000000;
 177         if (ttbcr_n != 0) {
 178                 LOG_INFO("SVC access above %" PRIx32,
 179                         armv7a->armv7a_mmu.ttbr_range[0] + 1);
 180                 armv7a->armv7a_mmu.os_border = armv7a->armv7a_mmu.ttbr_range[0] + 1;
 181         }
 182 done:
 183         dpm->finish(dpm);
 184         return retval;
 185 }
 186
 187 /*  method adapted to cortex A : reused arm v4 v5 method*/
 188 int armv7a_mmu_translate_va(struct target *target,  uint32_t va, uint32_t *val)
 189 {
 190         uint32_t first_lvl_descriptor = 0x0;
 191         uint32_t second_lvl_descriptor = 0x0;
 192         int retval;
 193         struct armv7a_common *armv7a = target_to_armv7a(target);
 194         struct arm_dpm *dpm = armv7a->arm.dpm;
 195         uint32_t ttbidx = 0;    /*  default to ttbr0 */
 196         uint32_t ttb_mask;
 197         uint32_t va_mask;
 198         uint32_t ttbcr;
 199         uint32_t ttb;
 200
 201         retval = dpm->prepare(dpm);
 202         if (retval != ERROR_OK)
 203                 goto done;
 204
 205         /*  MRC p15,0,<Rt>,c2,c0,2 ; Read CP15 Translation Table Base Control Register*/
 206         retval = dpm->instr_read_data_r0(dpm,
 207                         ARMV4_5_MRC(15, 0, 0, 2, 0, 2),
 208                         &ttbcr);
 209         if (retval != ERROR_OK)
 210                 goto done;
 211
 212         /* if ttbcr has changed or was not read before, re-read the information */
 213         if ((armv7a->armv7a_mmu.cached == 0) ||
 214                 (armv7a->armv7a_mmu.ttbcr != ttbcr)) {
 215                 armv7a_read_ttbcr(target);
 216         }
 217
 218         /* if va is above the range handled by ttbr0, select ttbr1 */
 219         if (va > armv7a->armv7a_mmu.ttbr_range[0]) {
 220                 /*  select ttb 1 */
 221                 ttbidx = 1;
 222         }
 223         /*  MRC p15,0,<Rt>,c2,c0,ttbidx */
 224         retval = dpm->instr_read_data_r0(dpm,
 225                         ARMV4_5_MRC(15, 0, 0, 2, 0, ttbidx),
 226                         &ttb);
 227         if (retval != ERROR_OK)
 228                 return retval;
 229
 230         ttb_mask = armv7a->armv7a_mmu.ttbr_mask[ttbidx];
 231         va_mask = 0xfff00000 & armv7a->armv7a_mmu.ttbr_range[ttbidx];
 232
 233         LOG_DEBUG("ttb_mask %" PRIx32 " va_mask %" PRIx32 " ttbidx %i",
 234                   ttb_mask, va_mask, ttbidx);
 235         retval = armv7a->armv7a_mmu.read_physical_memory(target,
 236                         (ttb & ttb_mask) | ((va & va_mask) >> 18),
 237                         4, 1, (uint8_t *)&first_lvl_descriptor);
 238         if (retval != ERROR_OK)
 239                 return retval;
 240         first_lvl_descriptor = target_buffer_get_u32(target, (uint8_t *)
 241                         &first_lvl_descriptor);
 242         /*  reuse armv4_5 piece of code, specific armv7a changes may come later */
 243         LOG_DEBUG("1st lvl desc: %8.8" PRIx32 "", first_lvl_descriptor);
 244
 245         if ((first_lvl_descriptor & 0x3) == 0) {
 246                 LOG_ERROR("Address translation failure");
 247                 return ERROR_TARGET_TRANSLATION_FAULT;
 248         }
 249
 250
 251         if ((first_lvl_descriptor & 0x40002) == 2) {
 252                 /* section descriptor */
 253                 *val = (first_lvl_descriptor & 0xfff00000) | (va & 0x000fffff);
 254                 return ERROR_OK;
 255         } else if ((first_lvl_descriptor & 0x40002) == 0x40002) {
 256                 /* supersection descriptor */
 257                 if (first_lvl_descriptor & 0x00f001e0) {
 258                         LOG_ERROR("Physical address does not fit into 32 bits");
 259                         return ERROR_TARGET_TRANSLATION_FAULT;
 260                 }
 261                 *val = (first_lvl_descriptor & 0xff000000) | (va & 0x00ffffff);
 262                 return ERROR_OK;
 263         }
 264
 265         /* page table */
 266         retval = armv7a->armv7a_mmu.read_physical_memory(target,
 267                         (first_lvl_descriptor & 0xfffffc00) | ((va & 0x000ff000) >> 10),
 268                         4, 1, (uint8_t *)&second_lvl_descriptor);
 269         if (retval != ERROR_OK)
 270                 return retval;
 271
 272         second_lvl_descriptor = target_buffer_get_u32(target, (uint8_t *)
 273                         &second_lvl_descriptor);
 274
 275         LOG_DEBUG("2nd lvl desc: %8.8" PRIx32 "", second_lvl_descriptor);
 276
 277         if ((second_lvl_descriptor & 0x3) == 0) {
 278                 LOG_ERROR("Address translation failure");
 279                 return ERROR_TARGET_TRANSLATION_FAULT;
 280         }
 281
 282         if ((second_lvl_descriptor & 0x3) == 1) {
 283                 /* large page descriptor */
 284                 *val = (second_lvl_descriptor & 0xffff0000) | (va & 0x0000ffff);
 285         } else {
 286                 /* small page descriptor */
 287                 *val = (second_lvl_descriptor & 0xfffff000) | (va & 0x00000fff);
 288         }
 289
 290         return ERROR_OK;
 291
 292 done:
 293         return retval;
 294 }
 295
 296 /*  V7 method VA TO PA  */
 297 int armv7a_mmu_translate_va_pa(struct target *target, uint32_t va,
 298         uint32_t *val, int meminfo)
 299 {
 300         int retval = ERROR_FAIL;
 301         struct armv7a_common *armv7a = target_to_armv7a(target);
 302         struct arm_dpm *dpm = armv7a->arm.dpm;
 303         uint32_t virt = va & ~0xfff;
 304         uint32_t NOS, NS, INNER, OUTER;
 305         *val = 0xdeadbeef;
 306         retval = dpm->prepare(dpm);
 307         if (retval != ERROR_OK)
 308                 goto done;
 309         /*  mmu must be enable in order to get a correct translation
 310          *  use VA to PA CP15 register for conversion */
 311         retval = dpm->instr_write_data_r0(dpm,
 312                         ARMV4_5_MCR(15, 0, 0, 7, 8, 0),
 313                         virt);
 314         if (retval != ERROR_OK)
 315                 goto done;
 316         retval = dpm->instr_read_data_r0(dpm,
 317                         ARMV4_5_MRC(15, 0, 0, 7, 4, 0),
 318                         val);
 319         /* decode memory attribute */
 320         NOS = (*val >> 10) & 1; /*  Not Outer shareable */
 321         NS = (*val >> 9) & 1;   /* Non secure */
 322         INNER = (*val >> 4) &  0x7;
 323         OUTER = (*val >> 2) & 0x3;
 324
 325         if (retval != ERROR_OK)
 326                 goto done;
 327         *val = (*val & ~0xfff)  +  (va & 0xfff);
 328         if (*val == va)
 329                 LOG_WARNING("virt = phys  : MMU disable !!");
 330         if (meminfo) {
 331                 LOG_INFO("%" PRIx32 " : %" PRIx32 " %s outer shareable %s secured",
 332                         va, *val,
 333                         NOS == 1 ? "not" : " ",
 334                         NS == 1 ? "not" : "");
 335                 switch (OUTER) {
 336                         case 0:
 337                                 LOG_INFO("outer: Non-Cacheable");
 338                                 break;
 339                         case 1:
 340                                 LOG_INFO("outer: Write-Back, Write-Allocate");
 341                                 break;
 342                         case 2:
 343                                 LOG_INFO("outer: Write-Through, No Write-Allocate");
 344                                 break;
 345                         case 3:
 346                                 LOG_INFO("outer: Write-Back, no Write-Allocate");
 347                                 break;
 348                 }
 349                 switch (INNER) {
 350                         case 0:
 351                                 LOG_INFO("inner: Non-Cacheable");
 352                                 break;
 353                         case 1:
 354                                 LOG_INFO("inner: Strongly-ordered");
 355                                 break;
 356                         case 3:
 357                                 LOG_INFO("inner: Device");
 358                                 break;
 359                         case 5:
 360                                 LOG_INFO("inner: Write-Back, Write-Allocate");
 361                                 break;
 362                         case 6:
 363                                 LOG_INFO("inner:  Write-Through");
 364                                 break;
 365                         case 7:
 366                                 LOG_INFO("inner: Write-Back, no Write-Allocate");
 367
 368                         default:
 369                                 LOG_INFO("inner: %" PRIx32 " ???", INNER);
 370                 }
 371         }
 372
 373 done:
 374         dpm->finish(dpm);
 375
 376         return retval;
 377 }
 378
 379 static int armv7a_handle_inner_cache_info_command(struct command_context *cmd_ctx,
 380         struct armv7a_cache_common *armv7a_cache)
 381 {
 382         if (armv7a_cache->ctype == -1) {
 383                 command_print(cmd_ctx, "cache not yet identified");
 384                 return ERROR_OK;
 385         }
 386
 387         command_print(cmd_ctx,
 388                 "D-Cache: linelen %" PRIi32 ", associativity %" PRIi32 ", nsets %" PRIi32 ", cachesize %" PRId32 " KBytes",
 389                 armv7a_cache->d_u_size.linelen,
 390                 armv7a_cache->d_u_size.associativity,
 391                 armv7a_cache->d_u_size.nsets,
 392                 armv7a_cache->d_u_size.cachesize);
 393
 394         command_print(cmd_ctx,
 395                 "I-Cache: linelen %" PRIi32 ", associativity %" PRIi32 ", nsets %" PRIi32 ", cachesize %" PRId32 " KBytes",
 396                 armv7a_cache->i_size.linelen,
 397                 armv7a_cache->i_size.associativity,
 398                 armv7a_cache->i_size.nsets,
 399                 armv7a_cache->i_size.cachesize);
 400
 401         return ERROR_OK;
 402 }
 403
 404 /* FIXME: remove it */
 405 static int armv7a_l2x_cache_init(struct target *target, uint32_t base, uint32_t way)
 406 {
 407         struct armv7a_l2x_cache *l2x_cache;
 408         struct target_list *head = target->head;
 409         struct target *curr;
 410
 411         struct armv7a_common *armv7a = target_to_armv7a(target);
 412         l2x_cache = calloc(1, sizeof(struct armv7a_l2x_cache));
 413         l2x_cache->base = base;
 414         l2x_cache->way = way;
 415         /*LOG_INFO("cache l2 initialized base %x  way %d",
 416         l2x_cache->base,l2x_cache->way);*/
 417         if (armv7a->armv7a_mmu.armv7a_cache.outer_cache)
 418                 LOG_INFO("outer cache already initialized\n");
 419         armv7a->armv7a_mmu.armv7a_cache.outer_cache = l2x_cache;
 420         /*  initialize all target in this cluster (smp target)
 421          *  l2 cache must be configured after smp declaration */
 422         while (head != (struct target_list *)NULL) {
 423                 curr = head->target;
 424                 if (curr != target) {
 425                         armv7a = target_to_armv7a(curr);
 426                         if (armv7a->armv7a_mmu.armv7a_cache.outer_cache)
 427                                 LOG_ERROR("smp target : outer cache already initialized\n");
 428                         armv7a->armv7a_mmu.armv7a_cache.outer_cache = l2x_cache;
 429                 }
 430                 head = head->next;
 431         }
 432         return JIM_OK;
 433 }
 434
 435 /* FIXME: remove it */
 436 COMMAND_HANDLER(handle_cache_l2x)
 437 {
 438         struct target *target = get_current_target(CMD_CTX);
 439         uint32_t base, way;
 440
 441         if (CMD_ARGC != 2)
 442                 return ERROR_COMMAND_SYNTAX_ERROR;
 443
 444         /* command_print(CMD_CTX, "%s %s", CMD_ARGV[0], CMD_ARGV[1]); */
 445         COMMAND_PARSE_NUMBER(u32, CMD_ARGV[0], base);
 446         COMMAND_PARSE_NUMBER(u32, CMD_ARGV[1], way);
 447
 448         /* AP address is in bits 31:24 of DP_SELECT */
 449         armv7a_l2x_cache_init(target, base, way);
 450
 451         return ERROR_OK;
 452 }
 453
 454 int armv7a_handle_cache_info_command(struct command_context *cmd_ctx,
 455         struct armv7a_cache_common *armv7a_cache)
 456 {
 457         struct armv7a_l2x_cache *l2x_cache = (struct armv7a_l2x_cache *)
 458                 (armv7a_cache->outer_cache);
 459
 460         if (armv7a_cache->ctype == -1) {
 461                 command_print(cmd_ctx, "cache not yet identified");
 462                 return ERROR_OK;
 463         }
 464
 465         if (armv7a_cache->display_cache_info)
 466                 armv7a_cache->display_cache_info(cmd_ctx, armv7a_cache);
 467         if (l2x_cache != NULL)
 468                 command_print(cmd_ctx, "Outer unified cache Base Address 0x%" PRIx32 ", %" PRId32 " ways",
 469                         l2x_cache->base, l2x_cache->way);
 470
 471         return ERROR_OK;
 472 }
 473
 474 /*  retrieve core id cluster id  */
 475 static int armv7a_read_mpidr(struct target *target)
 476 {
 477         int retval = ERROR_FAIL;
 478         struct armv7a_common *armv7a = target_to_armv7a(target);
 479         struct arm_dpm *dpm = armv7a->arm.dpm;
 480         uint32_t mpidr;
 481         retval = dpm->prepare(dpm);
 482         if (retval != ERROR_OK)
 483                 goto done;
 484         /* MRC p15,0,<Rd>,c0,c0,5; read Multiprocessor ID register*/
 485
 486         retval = dpm->instr_read_data_r0(dpm,
 487                         ARMV4_5_MRC(15, 0, 0, 0, 0, 5),
 488                         &mpidr);
 489         if (retval != ERROR_OK)
 490                 goto done;
 491
 492         /* ARMv7R uses a different format for MPIDR.
 493          * When configured uniprocessor (most R cores) it reads as 0.
 494          * This will need to be implemented for multiprocessor ARMv7R cores. */
 495         if (armv7a->is_armv7r) {
 496                 if (mpidr)
 497                         LOG_ERROR("MPIDR nonzero in ARMv7-R target");
 498                 goto done;
 499         }
 500
 501         if (mpidr & 1<<31) {
 502                 armv7a->multi_processor_system = (mpidr >> 30) & 1;
 503                 armv7a->cluster_id = (mpidr >> 8) & 0xf;
 504                 armv7a->cpu_id = mpidr & 0x3;
 505                 LOG_INFO("%s cluster %x core %x %s", target_name(target),
 506                         armv7a->cluster_id,
 507                         armv7a->cpu_id,
 508                         armv7a->multi_processor_system == 0 ? "multi core" : "mono core");
 509
 510         } else
 511                 LOG_ERROR("MPIDR not in multiprocessor format");
 512
 513 done:
 514         dpm->finish(dpm);
 515         return retval;
 516
 517
 518 }
 519
 520 int armv7a_identify_cache(struct target *target)
 521 {
 522         /*  read cache descriptor */
 523         int retval = ERROR_FAIL;
 524         struct armv7a_common *armv7a = target_to_armv7a(target);
 525         struct arm_dpm *dpm = armv7a->arm.dpm;
 526         uint32_t cache_selected, clidr, ctr;
 527         uint32_t cache_i_reg, cache_d_reg;
 528         struct armv7a_cache_common *cache = &(armv7a->armv7a_mmu.armv7a_cache);
 529         if (!armv7a->is_armv7r)
 530                 armv7a_read_ttbcr(target);
 531         retval = dpm->prepare(dpm);
 532         if (retval != ERROR_OK)
 533                 goto done;
 534
 535         /* retrieve CTR
 536          * mrc p15, 0, r0, c0, c0, 1            @ read ctr */
 537         retval = dpm->instr_read_data_r0(dpm,
 538                         ARMV4_5_MRC(15, 0, 0, 0, 0, 1),
 539                         &ctr);
 540         if (retval != ERROR_OK)
 541                 goto done;
 542
 543         cache->iminline = 4UL << (ctr & 0xf);
 544         cache->dminline = 4UL << ((ctr & 0xf0000) >> 16);
 545         LOG_DEBUG("ctr %" PRIx32 " ctr.iminline %" PRId32 " ctr.dminline %" PRId32,
 546                  ctr, cache->iminline, cache->dminline);
 547
 548         /*  retrieve CLIDR
 549          *  mrc p15, 1, r0, c0, c0, 1           @ read clidr */
 550         retval = dpm->instr_read_data_r0(dpm,
 551                         ARMV4_5_MRC(15, 1, 0, 0, 0, 1),
 552                         &clidr);
 553         if (retval != ERROR_OK)
 554                 goto done;
 555         clidr = (clidr & 0x7000000) >> 23;
 556         LOG_INFO("number of cache level %" PRIx32, (uint32_t)(clidr / 2));
 557         if ((clidr / 2) > 1) {
 558                 /* FIXME not supported present in cortex A8 and later */
 559                 /*  in cortex A7, A15 */
 560                 LOG_ERROR("cache l2 present :not supported");
 561         }
 562         /*  retrieve selected cache
 563          *  MRC p15, 2,<Rd>, c0, c0, 0; Read CSSELR */
 564         retval = dpm->instr_read_data_r0(dpm,
 565                         ARMV4_5_MRC(15, 2, 0, 0, 0, 0),
 566                         &cache_selected);
 567         if (retval != ERROR_OK)
 568                 goto done;
 569
 570         retval = armv7a->arm.mrc(target, 15,
 571                         2, 0,   /* op1, op2 */
 572                         0, 0,   /* CRn, CRm */
 573                         &cache_selected);
 574         if (retval != ERROR_OK)
 575                 goto done;
 576         /* select instruction cache
 577          *  MCR p15, 2,<Rd>, c0, c0, 0; Write CSSELR
 578          *  [0]  : 1 instruction cache selection , 0 data cache selection */
 579         retval = dpm->instr_write_data_r0(dpm,
 580                         ARMV4_5_MRC(15, 2, 0, 0, 0, 0),
 581                         1);
 582         if (retval != ERROR_OK)
 583                 goto done;
 584
 585         /* read CCSIDR
 586          * MRC P15,1,<RT>,C0, C0,0 ;on cortex A9 read CCSIDR
 587          * [2:0] line size  001 eight word per line
 588          * [27:13] NumSet 0x7f 16KB, 0xff 32Kbytes, 0x1ff 64Kbytes */
 589         retval = dpm->instr_read_data_r0(dpm,
 590                         ARMV4_5_MRC(15, 1, 0, 0, 0, 0),
 591                         &cache_i_reg);
 592         if (retval != ERROR_OK)
 593                 goto done;
 594
 595         /*  select data cache*/
 596         retval = dpm->instr_write_data_r0(dpm,
 597                         ARMV4_5_MRC(15, 2, 0, 0, 0, 0),
 598                         0);
 599         if (retval != ERROR_OK)
 600                 goto done;
 601
 602         retval = dpm->instr_read_data_r0(dpm,
 603                         ARMV4_5_MRC(15, 1, 0, 0, 0, 0),
 604                         &cache_d_reg);
 605         if (retval != ERROR_OK)
 606                 goto done;
 607
 608         /*  restore selected cache  */
 609         dpm->instr_write_data_r0(dpm,
 610                 ARMV4_5_MRC(15, 2, 0, 0, 0, 0),
 611                 cache_selected);
 612
 613         if (retval != ERROR_OK)
 614                 goto done;
 615         dpm->finish(dpm);
 616
 617         /* put fake type */
 618         cache->d_u_size.linelen = 16 << (cache_d_reg & 0x7);
 619         cache->d_u_size.cachesize = (((cache_d_reg >> 13) & 0x7fff)+1)/8;
 620         cache->d_u_size.nsets = (cache_d_reg >> 13) & 0x7fff;
 621         cache->d_u_size.associativity = ((cache_d_reg >> 3) & 0x3ff) + 1;
 622         /*  compute info for set way operation on cache */
 623         cache->d_u_size.index_shift = (cache_d_reg & 0x7) + 4;
 624         cache->d_u_size.index = (cache_d_reg >> 13) & 0x7fff;
 625         cache->d_u_size.way = ((cache_d_reg >> 3) & 0x3ff);
 626         cache->d_u_size.way_shift = cache->d_u_size.way + 1;
 627         {
 628                 int i = 0;
 629                 while (((cache->d_u_size.way_shift >> i) & 1) != 1)
 630                         i++;
 631                 cache->d_u_size.way_shift = 32-i;
 632         }
 633 #if 0
 634         LOG_INFO("data cache index %d << %d, way %d << %d",
 635                         cache->d_u_size.index, cache->d_u_size.index_shift,
 636                         cache->d_u_size.way,
 637                         cache->d_u_size.way_shift);
 638
 639         LOG_INFO("data cache %d bytes %d KBytes asso %d ways",
 640                         cache->d_u_size.linelen,
 641                         cache->d_u_size.cachesize,
 642                         cache->d_u_size.associativity);
 643 #endif
 644         cache->i_size.linelen = 16 << (cache_i_reg & 0x7);
 645         cache->i_size.associativity = ((cache_i_reg >> 3) & 0x3ff) + 1;
 646         cache->i_size.nsets = (cache_i_reg >> 13) & 0x7fff;
 647         cache->i_size.cachesize = (((cache_i_reg >> 13) & 0x7fff)+1)/8;
 648         /*  compute info for set way operation on cache */
 649         cache->i_size.index_shift = (cache_i_reg & 0x7) + 4;
 650         cache->i_size.index = (cache_i_reg >> 13) & 0x7fff;
 651         cache->i_size.way = ((cache_i_reg >> 3) & 0x3ff);
 652         cache->i_size.way_shift = cache->i_size.way + 1;
 653         {
 654                 int i = 0;
 655                 while (((cache->i_size.way_shift >> i) & 1) != 1)
 656                         i++;
 657                 cache->i_size.way_shift = 32-i;
 658         }
 659 #if 0
 660         LOG_INFO("instruction cache index %d << %d, way %d << %d",
 661                         cache->i_size.index, cache->i_size.index_shift,
 662                         cache->i_size.way, cache->i_size.way_shift);
 663
 664         LOG_INFO("instruction cache %d bytes %d KBytes asso %d ways",
 665                         cache->i_size.linelen,
 666                         cache->i_size.cachesize,
 667                         cache->i_size.associativity);
 668 #endif
 669         /*  if no l2 cache initialize l1 data cache flush function function */
 670         if (armv7a->armv7a_mmu.armv7a_cache.flush_all_data_cache == NULL) {
 671                 armv7a->armv7a_mmu.armv7a_cache.display_cache_info =
 672                         armv7a_handle_inner_cache_info_command;
 673                 armv7a->armv7a_mmu.armv7a_cache.flush_all_data_cache =
 674                         armv7a_cache_auto_flush_all_data;
 675         }
 676         armv7a->armv7a_mmu.armv7a_cache.ctype = 0;
 677
 678 done:
 679         dpm->finish(dpm);
 680         armv7a_read_mpidr(target);
 681         return retval;
 682
 683 }
 684
 685 int armv7a_init_arch_info(struct target *target, struct armv7a_common *armv7a)
 686 {
 687         struct arm *arm = &armv7a->arm;
 688         arm->arch_info = armv7a;
 689         target->arch_info = &armv7a->arm;
 690         /*  target is useful in all function arm v4 5 compatible */
 691         armv7a->arm.target = target;
 692         armv7a->arm.common_magic = ARM_COMMON_MAGIC;
 693         armv7a->common_magic = ARMV7_COMMON_MAGIC;
 694         armv7a->armv7a_mmu.armv7a_cache.ctype = -1;
 695         armv7a->armv7a_mmu.armv7a_cache.outer_cache = NULL;
 696         armv7a->armv7a_mmu.armv7a_cache.flush_all_data_cache = NULL;
 697         armv7a->armv7a_mmu.armv7a_cache.display_cache_info = NULL;
 698         armv7a->armv7a_mmu.armv7a_cache.auto_cache_enabled = 1;
 699         return ERROR_OK;
 700 }
 701
 702 int armv7a_arch_state(struct target *target)
 703 {
 704         static const char *state[] = {
 705                 "disabled", "enabled"
 706         };
 707
 708         struct armv7a_common *armv7a = target_to_armv7a(target);
 709         struct arm *arm = &armv7a->arm;
 710
 711         if (armv7a->common_magic != ARMV7_COMMON_MAGIC) {
 712                 LOG_ERROR("BUG: called for a non-ARMv7A target");
 713                 return ERROR_COMMAND_SYNTAX_ERROR;
 714         }
 715
 716         arm_arch_state(target);
 717
 718         if (armv7a->is_armv7r) {
 719                 LOG_USER("D-Cache: %s, I-Cache: %s",
 720                         state[armv7a->armv7a_mmu.armv7a_cache.d_u_cache_enabled],
 721                         state[armv7a->armv7a_mmu.armv7a_cache.i_cache_enabled]);
 722         } else {
 723                 LOG_USER("MMU: %s, D-Cache: %s, I-Cache: %s",
 724                         state[armv7a->armv7a_mmu.mmu_enabled],
 725                         state[armv7a->armv7a_mmu.armv7a_cache.d_u_cache_enabled],
 726                         state[armv7a->armv7a_mmu.armv7a_cache.i_cache_enabled]);
 727         }
 728
 729         if (arm->core_mode == ARM_MODE_ABT)
 730                 armv7a_show_fault_registers(target);
 731         if (target->debug_reason == DBG_REASON_WATCHPOINT)
 732                 LOG_USER("Watchpoint triggered at PC %#08x",
 733                         (unsigned) armv7a->dpm.wp_pc);
 734
 735         return ERROR_OK;
 736 }
 737
 738 static const struct command_registration l2_cache_commands[] = {
 739         {
 740                 .name = "l2x",
 741                 .handler = handle_cache_l2x,
 742                 .mode = COMMAND_EXEC,
 743                 .help = "configure l2x cache "
 744                         "",
 745                 .usage = "[base_addr] [number_of_way]",
 746         },
 747         COMMAND_REGISTRATION_DONE
 748
 749 };
 750
 751 const struct command_registration l2x_cache_command_handlers[] = {
 752         {
 753                 .name = "cache_config",
 754                 .mode = COMMAND_EXEC,
 755                 .help = "cache configuration for a target",
 756                 .usage = "",
 757                 .chain = l2_cache_commands,
 758         },
 759         COMMAND_REGISTRATION_DONE
 760 };
 761
 762 const struct command_registration armv7a_command_handlers[] = {
 763         {
 764                 .chain = dap_command_handlers,
 765         },
 766         {
 767                 .chain = l2x_cache_command_handlers,
 768         },
 769         {
 770                 .chain = arm7a_cache_command_handlers,
 771         },
 772         COMMAND_REGISTRATION_DONE
 773 };