1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * Copyright (C) 2009 by Dirk Behme *
12 * dirk.behme@gmail.com - copy from cortex_m3 *
14 * This program is free software; you can redistribute it and/or modify *
15 * it under the terms of the GNU General Public License as published by *
16 * the Free Software Foundation; either version 2 of the License, or *
17 * (at your option) any later version. *
19 * This program is distributed in the hope that it will be useful, *
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
22 * GNU General Public License for more details. *
24 * You should have received a copy of the GNU General Public License *
25 * along with this program; if not, write to the *
26 * Free Software Foundation, Inc., *
27 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
28 ***************************************************************************/
35 #include "arm7_9_common.h"
37 extern char* cortex_a8_state_strings
[];
39 #define CORTEX_A8_COMMON_MAGIC 0x411fc082
41 #define CPUID 0x54011D00
42 /* Debug Control Block */
43 #define CPUDBG_DIDR 0x000
44 #define CPUDBG_WFAR 0x018
45 #define CPUDBG_DSCCR 0x028
46 #define CPUDBG_DTRRX 0x080
47 #define CPUDBG_ITR 0x084
48 #define CPUDBG_DSCR 0x088
49 #define CPUDBG_DTRTX 0x08c
50 #define CPUDBG_DRCR 0x090
51 #define CPUDBG_BVR_BASE 0x100
52 #define CPUDBG_BCR_BASE 0x140
53 #define CPUDBG_WVR_BASE 0x180
55 #define CPUDBG_CPUID 0xD00
56 #define CPUDBG_CTYPR 0xD04
57 #define CPUDBG_TTYPR 0xD0C
62 typedef struct cortex_a8_brp_s
71 typedef struct cortex_a8_wrp_s
80 typedef struct cortex_a8_common_s
90 /* Context information */
92 uint32_t nvic_dfsr
; /* Debug Fault Status Register - shows reason for debug halt */
93 uint32_t nvic_icsr
; /* Interrupt Control State Register - shows active and pending IRQ */
95 /* Saved cp15 registers */
96 uint32_t cp15_control_reg
;
97 uint32_t cp15_aux_control_reg
;
99 /* Breakpoint register pairs */
102 int brp_num_available
;
104 cortex_a8_brp_t
*brp_list
;
106 /* Watchpoint register pairs */
108 int wrp_num_available
;
109 cortex_a8_wrp_t
*wrp_list
;
113 uint32_t *intsetenable
;
115 /* Use cortex_a8_read_regs_through_mem for fast register reads */
118 armv7a_common_t armv7a_common
;
120 } cortex_a8_common_t
;
122 extern int cortex_a8_init_arch_info(target_t
*target
, cortex_a8_common_t
*cortex_a8
, jtag_tap_t
*tap
);
123 int cortex_a8_read_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
);
124 int cortex_a8_write_memory(struct target_s
*target
, uint32_t address
, uint32_t size
, uint32_t count
, uint8_t *buffer
);
126 #endif /* CORTEX_A8_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)