ee7afcd4cf99be0ac9db78e5444044f43b1843f3
[openocd.git] / tcl / board / zy1000.cfg
1 #Script for ZY1000
2
3 #Atmel ties SRST & TRST together, at which point it makes
4 #no sense to use TRST, but use TMS instead.
5 #
6 #The annoying thing with tying SRST & TRST together is that
7 #there is no way to halt the CPU *before and during* the
8 #SRST reset, which means that the CPU will run a number
9 #of cycles before it can be halted(as much as milliseconds).
10 reset_config srst_only srst_pulls_trst
11
12
13 if { [info exists CHIPNAME] } {
14 set _CHIPNAME $CHIPNAME
15 } else {
16 set _CHIPNAME zy1000
17 }
18
19 if { [info exists ENDIAN] } {
20 set _ENDIAN $ENDIAN
21 } else {
22 set _ENDIAN little
23 }
24
25
26 #jtag scan chain
27 if { [info exists CPUTAPID ] } {
28 set _CPUTAPID $CPUTAPID
29 } else {
30 set _CPUTAPID 0x1f0f0f0f
31 }
32 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
33
34 set _TARGETNAME $_CHIPNAME.cpu
35 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME
36
37 # at CPU CLK <32kHz this must be disabled
38 arm7_9 fast_memory_access enable
39 arm7_9 dcc_downloads enable
40
41 set _FLASHNAME $_CHIPNAME.flash
42 flash bank $_FLASHNAME cfi 0x01000000 0x200000 2 2 $_TARGETNAME
43
44 $_TARGETNAME configure -event reset-init {
45 # Set up chip selects & timings
46 mww 0xFFE00000 0x0100273D
47 mww 0xFFE00004 0x08002125
48 mww 0xFFEe0008 0x02002125
49 mww 0xFFE0000c 0x03002125
50 mww 0xFFE00010 0x40000000
51 mww 0xFFE00014 0x50000000
52 mww 0xFFE00018 0x60000000
53 mww 0xFFE0001c 0x70000000
54 mww 0xFFE00020 0x00000001
55 mww 0xFFE00024 0x00000000
56
57 # remap
58 mww 0xFFFFF124 0xFFFFFFFF
59 mww 0xffff0010 0x100
60 mww 0xffff0034 0x100
61
62 #disable 16x5x UART interrupts
63 mww 0x08020004 0
64 }
65
66 # required for usable performance. Used for lots of
67 # other things than flash programming.
68 $_TARGETNAME configure -work-area-phys 0x00020000 -work-area-size 0x20000 -work-area-backup 0
69
70 adapter_khz 16000
71
72
73 proc production_info {} {
74 return "Serial number is official MAC number. Format XXXXXXXXXXXX"
75 }
76
77 # There is no return value from this procedure. If it is
78 # successful it does not throw an exception
79 #
80 # Progress messages are output via puts
81 proc production {firmwarefile serialnumber} {
82 if {[string length $serialnumber]!=12} {
83 puts "Invalid serial number"
84 return
85 }
86
87 puts "Power cycling target"
88 power off
89 sleep 3000
90 power on
91 sleep 1000
92 reset init
93 flash write_image erase $firmwarefile 0x1000000 bin
94 verify_image $firmwarefile 0x1000000 bin
95
96 # Big endian... weee!!!!
97 puts "Setting MAC number to $serialnumber"
98 flash fillw [expr 0x1030000-0x8] "0x[string range $serialnumber 2 3][string range $serialnumber 0 1]0000" 1
99 flash fillw [expr 0x1030000-0x4] "0x[string range $serialnumber 10 11][string range $serialnumber 8 9][string range $serialnumber 6 7][string range $serialnumber 4 5]" 1
100 puts "Production successful"
101 }
102
103
104 proc production_test {} {
105 power on
106 sleep 1000
107 target_request debugmsgs enable
108 reset run
109 sleep 25000
110 target_request debugmsgs disable
111 return "See IP address above..."
112 }

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)