1 # script for stm32f4x family
4 # stm32 devices support both JTAG and SWD transports.
6 source [find target/swj-dp.tcl]
7 source [find mem_helper.tcl]
9 if { [info exists CHIPNAME] } {
10 set _CHIPNAME $CHIPNAME
12 set _CHIPNAME stm32f4x
17 # Work-area is a space in RAM used for flash programming
19 if { [info exists WORKAREASIZE] } {
20 set _WORKAREASIZE $WORKAREASIZE
22 set _WORKAREASIZE 0x10000
26 if { [info exists CPUTAPID] } {
27 set _CPUTAPID $CPUTAPID
30 # See STM Document RM0090
31 # Section 38.6.3 - corresponds to Cortex-M4 r0p1
32 set _CPUTAPID 0x4ba00477
34 set _CPUTAPID 0x2ba01477
38 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
40 if { [info exists BSTAPID] } {
43 # See STM Document RM0090
45 # STM32F405xx/07xx and STM32F415xx/17xx
46 set _BSTAPID1 0x06413041
47 # STM32F42xxx and STM32F43xxx
48 set _BSTAPID2 0x06419041
49 # See STM Document RM0368 (Rev. 3)
51 set _BSTAPID3 0x06423041
53 set _BSTAPID4 0x06433041
54 # See STM Document RM0383 (Rev 2)
56 set _BSTAPID5 0x06431041
60 swj_newdap $_CHIPNAME bs -irlen 5 -expected-id $_BSTAPID1 \
61 -expected-id $_BSTAPID2 -expected-id $_BSTAPID3 \
62 -expected-id $_BSTAPID4 -expected-id $_BSTAPID5
65 set _TARGETNAME $_CHIPNAME.cpu
66 target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME
68 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
70 set _FLASHNAME $_CHIPNAME.flash
71 flash bank $_FLASHNAME stm32f2x 0 0 0 0 $_TARGETNAME
73 # JTAG speed should be <= F_CPU/6. F_CPU after reset is 16MHz, so use F_JTAG = 2MHz
75 # Since we may be running of an RC oscilator, we crank down the speed a
76 # bit more to be on the safe side. Perhaps superstition, but if are
77 # running off a crystal, we can run closer to the limit. Note
78 # that there can be a pretty wide band where things are more or less stable.
81 adapter_nsrst_delay 100
86 reset_config srst_nogate
89 # if srst is not fitted use SYSRESETREQ to
90 # perform a soft reset
91 cortex_m reset_config sysresetreq
94 $_TARGETNAME configure -event examine-end {
95 # Enable debug during low power modes (uses more power)
96 # DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
97 mmw 0xE0042004 0x00000007 0
99 # Stop watchdog counters during halt
100 # DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
101 mmw 0xE0042008 0x00001800 0
104 $_TARGETNAME configure -event trace-config {
105 # Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
106 # change this value accordingly to configure trace pins
108 mmw 0xE0042004 0x00000020 0
111 $_TARGETNAME configure -event reset-init {
112 # Configure PLL to boost clock to HSI x 4 (64 MHz)
113 mww 0x40023804 0x08012008 ;# RCC_PLLCFGR 16 Mhz /8 (M) * 128 (N) /4(P)
114 mww 0x40023C00 0x00000102 ;# FLASH_ACR = PRFTBE | 2(Latency)
115 mmw 0x40023800 0x01000000 0 ;# RCC_CR |= PLLON
116 sleep 10 ;# Wait for PLL to lock
117 mmw 0x40023808 0x00001000 0 ;# RCC_CFGR |= RCC_CFGR_PPRE1_DIV2
118 mmw 0x40023808 0x00000002 0 ;# RCC_CFGR |= RCC_CFGR_SW_PLL
120 # Boost JTAG frequency
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)