stm32: Fix L0/1xx CPUTAPID setting and add new L1xx BSTAPIDs
[openocd.git] / tcl / target / stm32l.cfg
1 # script for stm32l
2
3 #
4 # stm32 devices support both JTAG and SWD transports.
5 #
6 source [find target/swj-dp.tcl]
7
8 if { [info exists CHIPNAME] } {
9 set _CHIPNAME $CHIPNAME
10 } else {
11 set _CHIPNAME stm32l
12 }
13
14 if { [info exists ENDIAN] } {
15 set _ENDIAN $ENDIAN
16 } else {
17 set _ENDIAN little
18 }
19
20 # Work-area is a space in RAM used for flash programming
21 # By default use 10kB
22 if { [info exists WORKAREASIZE] } {
23 set _WORKAREASIZE $WORKAREASIZE
24 } else {
25 set _WORKAREASIZE 0x2800
26 }
27
28 # JTAG speed should be <= F_CPU/6.
29 # F_CPU after reset is 2MHz, so use F_JTAG max = 333kHz
30 adapter_khz 300
31
32 adapter_nsrst_delay 100
33 if {[using_jtag]} {
34 jtag_ntrst_delay 100
35 }
36
37 #jtag scan chain
38 if { [info exists CPUTAPID] } {
39 set _CPUTAPID $CPUTAPID
40 } else {
41 if { [using_jtag] } {
42 # See STM Document RM0038
43 # Section 30.6.3 - corresponds to Cortex-M3 r2p0
44 set _CPUTAPID 0x4ba00477
45 } {
46 set _CPUTAPID1 0x2ba01477
47 set _CPUTAPID2 0x0bc11477
48 }
49 }
50
51 if { [using_jtag] } {
52 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
53 } else {
54 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID1 -expected-id $_CPUTAPID2
55 }
56
57 if { [info exists BSTAPID] } {
58 # FIXME this never gets used to override defaults...
59 set _BSTAPID $BSTAPID
60 } else {
61 # See STM Document RM0038 Section 30.6.1
62 # (section 30.6.2 seems incorrect, at least in RM0038 DocID 15965 Rev 10)
63
64 # Low and medium density
65 set _BSTAPID1 0x06416041
66 # Cat.3 device (medium+ density)
67 set _BSTAPID2 0x06427041
68 # Cat.4 device, STM32L15/6xxD or Cat.3 device, some STM32L15/6xxC-A models
69 set _BSTAPID3 0x06436041
70 # Cat.5 device (high density), STM32L15/6xxE
71 set _BSTAPID4 0x06437041
72 }
73
74 if {[using_jtag]} {
75 swj_newdap $_CHIPNAME bs -irlen 5 -expected-id $_BSTAPID1 -expected-id $_BSTAPID2 -expected-id $_BSTAPID3 -expected-id $_BSTAPID4
76 }
77
78 set _TARGETNAME $_CHIPNAME.cpu
79 target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME
80
81 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
82
83 # flash size will be probed
84 set _FLASHNAME $_CHIPNAME.flash
85 flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
86
87 if {![using_hla]} {
88 # if srst is not fitted use SYSRESETREQ to
89 # perform a soft reset
90 cortex_m reset_config sysresetreq
91 }
92
93 proc stm32l_enable_HSI {} {
94 # Enable HSI as clock source
95 echo "STM32L: Enabling HSI"
96
97 # Set HSION in RCC_CR
98 mww 0x40023800 0x00000101
99
100 # Set HSI as SYSCLK
101 mww 0x40023808 0x00000001
102
103 # Increase JTAG speed
104 adapter_khz 2000
105 }
106
107 $_TARGETNAME configure -event reset-init {
108 stm32l_enable_HSI
109 }
110
111 $_TARGETNAME configure -event reset-start {
112 adapter_khz 300
113 }

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)