2 # stm32l1 devices support both JTAG and SWD transports.
5 source [find target/swj-dp.tcl]
7 if { [info exists CHIPNAME] } {
8 set _CHIPNAME $CHIPNAME
15 # Work-area is a space in RAM used for flash programming
17 if { [info exists WORKAREASIZE] } {
18 set _WORKAREASIZE $WORKAREASIZE
20 set _WORKAREASIZE 0x2800
23 # JTAG speed should be <= F_CPU/6.
24 # F_CPU after reset is 2MHz, so use F_JTAG max = 333kHz
27 adapter_nsrst_delay 100
33 if { [info exists CPUTAPID] } {
34 set _CPUTAPID $CPUTAPID
37 # See STM Document RM0038
38 # Section 30.6.3 - corresponds to Cortex-M3 r2p0
39 set _CPUTAPID 0x4ba00477
41 # SWD IDCODE (single drop, arm)
42 set _CPUTAPID 0x2ba01477
46 swj_newdap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
48 if { [info exists BSTAPID] } {
49 # FIXME this never gets used to override defaults...
52 # See STM Document RM0038 Section 30.6.1 Rev. 12
54 # Low and medium density
55 set _BSTAPID1 0x06416041
56 # Cat.2 device (medium+ density)
57 set _BSTAPID2 0x06429041
58 # Cat.3 device (medium+ density)
59 set _BSTAPID3 0x06427041
60 # Cat.4 device, STM32L15/6xxD or Cat.3 device, some STM32L15/6xxC-A models
61 set _BSTAPID4 0x06436041
62 # Cat.5 device (high density), STM32L15/6xxE
63 set _BSTAPID5 0x06437041
67 swj_newdap $_CHIPNAME bs -irlen 5 \
68 -expected-id $_BSTAPID1 -expected-id $_BSTAPID2 -expected-id $_BSTAPID3 \
69 -expected-id $_BSTAPID4 -expected-id $_BSTAPID5
72 set _TARGETNAME $_CHIPNAME.cpu
73 target create $_TARGETNAME cortex_m -endian $_ENDIAN -chain-position $_TARGETNAME
75 $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
77 # flash size will be probed
78 set _FLASHNAME $_CHIPNAME.flash
79 flash bank $_FLASHNAME stm32lx 0x08000000 0 0 0 $_TARGETNAME
81 reset_config srst_nogate
84 # if srst is not fitted use SYSRESETREQ to
85 # perform a soft reset
86 cortex_m reset_config sysresetreq
89 proc stm32l_enable_HSI {} {
90 # Enable HSI as clock source
91 echo "STM32L: Enabling HSI"
94 mww 0x40023800 0x00000101
97 mww 0x40023808 0x00000001
103 $_TARGETNAME configure -event reset-init {
107 $_TARGETNAME configure -event reset-start {
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)