1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2007,2008 Øyvind Harboe *
6 * oyvind.harboe@zylin.com *
8 * This program is free software; you can redistribute it and/or modify *
9 * it under the terms of the GNU General Public License as published by *
10 * the Free Software Foundation; either version 2 of the License, or *
11 * (at your option) any later version. *
13 * This program is distributed in the hope that it will be useful, *
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
16 * GNU General Public License for more details. *
18 * You should have received a copy of the GNU General Public License *
19 * along with this program; if not, write to the *
20 * Free Software Foundation, Inc., *
21 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
22 ***************************************************************************/
29 /* project specific includes */
33 #include "configuration.h"
42 * Function bitbang_stableclocks
43 * issues a number of clock cycles while staying in a stable state.
44 * Because the TMS value required to stay in the RESET state is a 1, whereas
45 * the TMS value required to stay in any of the other stable states is a 0,
46 * this function checks the current stable state to decide on the value of TMS
49 static void bitbang_stableclocks(int num_cycles
);
52 bitbang_interface_t
*bitbang_interface
;
54 /* DANGER!!!! clock absolutely *MUST* be 0 in idle or reset won't work!
56 * Set this to 1 and str912 reset halt will fail.
58 * If someone can submit a patch with an explanation it will be greatly
59 * appreciated, but as far as I can tell (ØH) DCLK is generated upon
60 * clk=0 in TAP_IDLE. Good luck deducing that from the ARM documentation!
61 * The ARM documentation uses the term "DCLK is asserted while in the TAP_IDLE
62 * state". With hardware there is no such thing as *while* in a state. There
63 * are only edges. So clk => 0 is in fact a very subtle state transition that
64 * happens *while* in the TAP_IDLE state. "#&¤"#¤&"#&"#&
66 * For "reset halt" the last thing that happens before srst is asserted
67 * is that the breakpoint is set up. If DCLK is not wiggled one last
68 * time before the reset, then the breakpoint is not set up and
69 * "reset halt" will fail to halt.
72 #define CLOCK_IDLE() 0
74 int bitbang_execute_queue(void);
78 /* The bitbang driver leaves the TCK 0 when in idle */
80 void bitbang_end_state(enum tap_state state
)
82 if (tap_move_map
[state
] != -1)
86 LOG_ERROR("BUG: %i is not a valid end state", state
);
91 void bitbang_state_move(void) {
94 u8 tms_scan
= TAP_MOVE(cur_state
, end_state
);
96 for (i
= 0; i
< 7; i
++)
98 tms
= (tms_scan
>> i
) & 1;
99 bitbang_interface
->write(0, tms
, 0);
100 bitbang_interface
->write(1, tms
, 0);
102 bitbang_interface
->write(CLOCK_IDLE(), tms
, 0);
104 cur_state
= end_state
;
107 void bitbang_path_move(pathmove_command_t
*cmd
)
109 int num_states
= cmd
->num_states
;
116 if (tap_transitions
[cur_state
].low
== cmd
->path
[state_count
])
120 else if (tap_transitions
[cur_state
].high
== cmd
->path
[state_count
])
126 LOG_ERROR("BUG: %s -> %s isn't a valid TAP transition", jtag_state_name(cur_state
), jtag_state_name(cmd
->path
[state_count
]));
130 bitbang_interface
->write(0, tms
, 0);
131 bitbang_interface
->write(1, tms
, 0);
133 cur_state
= cmd
->path
[state_count
];
138 bitbang_interface
->write(CLOCK_IDLE(), tms
, 0);
140 end_state
= cur_state
;
143 void bitbang_runtest(int num_cycles
)
147 enum tap_state saved_end_state
= end_state
;
149 /* only do a state_move when we're not already in IDLE */
150 if (cur_state
!= TAP_IDLE
)
152 bitbang_end_state(TAP_IDLE
);
153 bitbang_state_move();
156 /* execute num_cycles */
157 for (i
= 0; i
< num_cycles
; i
++)
159 bitbang_interface
->write(0, 0, 0);
160 bitbang_interface
->write(1, 0, 0);
162 bitbang_interface
->write(CLOCK_IDLE(), 0, 0);
164 /* finish in end_state */
165 bitbang_end_state(saved_end_state
);
166 if (cur_state
!= end_state
)
167 bitbang_state_move();
171 static void bitbang_stableclocks(int num_cycles
)
173 int tms
= (cur_state
== TAP_RESET
? 1 : 0);
176 /* send num_cycles clocks onto the cable */
177 for (i
= 0; i
< num_cycles
; i
++)
179 bitbang_interface
->write(1, tms
, 0);
180 bitbang_interface
->write(0, tms
, 0);
186 void bitbang_scan(int ir_scan
, enum scan_type type
, u8
*buffer
, int scan_size
)
188 enum tap_state saved_end_state
= end_state
;
191 if (!((!ir_scan
&& (cur_state
== TAP_DRSHIFT
)) || (ir_scan
&& (cur_state
== TAP_IRSHIFT
))))
194 bitbang_end_state(TAP_IRSHIFT
);
196 bitbang_end_state(TAP_DRSHIFT
);
198 bitbang_state_move();
199 bitbang_end_state(saved_end_state
);
202 for (bit_cnt
= 0; bit_cnt
< scan_size
; bit_cnt
++)
205 int tms
=(bit_cnt
==scan_size
-1) ? 1 : 0;
208 int bcval
=1<<(bit_cnt
% 8);
210 /* if we're just reading the scan, but don't care about the output
211 * default to outputting 'low', this also makes valgrind traces more readable,
212 * as it removes the dependency on an uninitialised value
215 if ((type
!= SCAN_IN
) && (buffer
[bytec
] & bcval
))
218 bitbang_interface
->write(0, tms
, tdi
);
221 val
=bitbang_interface
->read();
223 bitbang_interface
->write(1, tms
, tdi
);
225 if (type
!= SCAN_OUT
)
228 buffer
[bytec
] |= bcval
;
230 buffer
[bytec
] &= ~bcval
;
234 /* TAP_DRSHIFT & TAP_IRSHIFT are illegal end states, so we always transition to the pause
235 * state which is a legal stable state from which statemove will work.
239 bitbang_interface
->write(0, 0, 0);
240 bitbang_interface
->write(1, 0, 0);
241 bitbang_interface
->write(CLOCK_IDLE(), 0, 0);
244 cur_state
= TAP_IRPAUSE
;
246 cur_state
= TAP_DRPAUSE
;
248 if (cur_state
!= end_state
)
249 bitbang_state_move();
252 int bitbang_execute_queue(void)
254 jtag_command_t
*cmd
= jtag_command_queue
; /* currently processed command */
260 if (!bitbang_interface
)
262 LOG_ERROR("BUG: Bitbang interface called, but not yet initialized");
266 /* return ERROR_OK, unless a jtag_read_buffer returns a failed check
267 * that wasn't handled by a caller-provided error handler
271 if(bitbang_interface
->blink
)
272 bitbang_interface
->blink(1);
279 #ifdef _DEBUG_JTAG_IO_
280 LOG_DEBUG("end_state: %s", jtag_state_name(cmd
->cmd
.end_state
->end_state
) );
282 if (cmd
->cmd
.end_state
->end_state
!= -1)
283 bitbang_end_state(cmd
->cmd
.end_state
->end_state
);
286 #ifdef _DEBUG_JTAG_IO_
287 LOG_DEBUG("reset trst: %i srst %i", cmd
->cmd
.reset
->trst
, cmd
->cmd
.reset
->srst
);
289 if ((cmd
->cmd
.reset
->trst
== 1) || (cmd
->cmd
.reset
->srst
&& (jtag_reset_config
& RESET_SRST_PULLS_TRST
)))
291 cur_state
= TAP_RESET
;
293 bitbang_interface
->reset(cmd
->cmd
.reset
->trst
, cmd
->cmd
.reset
->srst
);
296 #ifdef _DEBUG_JTAG_IO_
297 LOG_DEBUG("runtest %i cycles, end in %s", cmd
->cmd
.runtest
->num_cycles
, jtag_state_name(cmd
->cmd
.runtest
->end_state
) );
299 if (cmd
->cmd
.runtest
->end_state
!= -1)
300 bitbang_end_state(cmd
->cmd
.runtest
->end_state
);
301 bitbang_runtest(cmd
->cmd
.runtest
->num_cycles
);
304 case JTAG_STABLECLOCKS
:
305 /* this is only allowed while in a stable state. A check for a stable
306 * state was done in jtag_add_clocks()
308 bitbang_stableclocks(cmd
->cmd
.stableclocks
->num_cycles
);
312 #ifdef _DEBUG_JTAG_IO_
313 LOG_DEBUG("statemove end in %s", jtag_state_name(cmd
->cmd
.statemove
->end_state
));
315 if (cmd
->cmd
.statemove
->end_state
!= -1)
316 bitbang_end_state(cmd
->cmd
.statemove
->end_state
);
317 bitbang_state_move();
320 #ifdef _DEBUG_JTAG_IO_
321 LOG_DEBUG("pathmove: %i states, end in %s", cmd
->cmd
.pathmove
->num_states
,
322 jtag_state_name(cmd
->cmd
.pathmove
->path
[cmd
->cmd
.pathmove
->num_states
- 1]));
324 bitbang_path_move(cmd
->cmd
.pathmove
);
327 #ifdef _DEBUG_JTAG_IO_
328 LOG_DEBUG("%s scan end in %s", (cmd
->cmd
.scan
->ir_scan
) ? "IR" : "DR", jtag_state_name(cmd
->cmd
.scan
->end_state
) );
330 if (cmd
->cmd
.scan
->end_state
!= -1)
331 bitbang_end_state(cmd
->cmd
.scan
->end_state
);
332 scan_size
= jtag_build_buffer(cmd
->cmd
.scan
, &buffer
);
333 type
= jtag_scan_type(cmd
->cmd
.scan
);
334 bitbang_scan(cmd
->cmd
.scan
->ir_scan
, type
, buffer
, scan_size
);
335 if (jtag_read_buffer(buffer
, cmd
->cmd
.scan
) != ERROR_OK
)
336 retval
= ERROR_JTAG_QUEUE_FAILED
;
341 #ifdef _DEBUG_JTAG_IO_
342 LOG_DEBUG("sleep %i", cmd
->cmd
.sleep
->us
);
344 jtag_sleep(cmd
->cmd
.sleep
->us
);
347 LOG_ERROR("BUG: unknown JTAG command type encountered");
352 if(bitbang_interface
->blink
)
353 bitbang_interface
->blink(0);
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)