1 /***************************************************************************
2 * Copyright (C) 2005 by Dominic Rath *
3 * Dominic.Rath@gmx.de *
5 * Copyright (C) 2006 by Magnus Lundin *
8 * Copyright (C) 2008 by Spencer Oliver *
9 * spen@spen-soft.co.uk *
11 * This program is free software; you can redistribute it and/or modify *
12 * it under the terms of the GNU General Public License as published by *
13 * the Free Software Foundation; either version 2 of the License, or *
14 * (at your option) any later version. *
16 * This program is distributed in the hope that it will be useful, *
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
19 * GNU General Public License for more details. *
21 * You should have received a copy of the GNU General Public License *
22 * along with this program; if not, write to the *
23 * Free Software Foundation, Inc., *
24 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
25 ***************************************************************************/
27 #ifndef ARMV7M_COMMON_H
28 #define ARMV7M_COMMON_H
30 #include "arm_adi_v5.h"
33 /* define for enabling armv7 gdb workarounds */
35 #define ARMV7_GDB_HACKS
38 #ifdef ARMV7_GDB_HACKS
39 extern uint8_t armv7m_gdb_dummy_cpsr_value
[];
40 extern struct reg armv7m_gdb_dummy_cpsr_reg
;
44 ARMV7M_MODE_THREAD
= 0,
45 ARMV7M_MODE_USER_THREAD
= 1,
46 ARMV7M_MODE_HANDLER
= 2,
50 extern char *armv7m_mode_strings
[];
51 extern const int armv7m_psp_reg_map
[];
52 extern const int armv7m_msp_reg_map
[];
55 ARMV7M_REGISTER_CORE_GP
,
56 ARMV7M_REGISTER_CORE_SP
,
57 ARMV7M_REGISTER_MEMMAP
60 char *armv7m_exception_string(int number
);
62 /* offsets into armv7m core register cache */
64 /* for convenience, the first set of indices match
65 * the Cortex-M3/-M4 DCRSR selectors
91 /* this next set of indices is arbitrary */
97 /* 32bit Floating-point registers */
131 /* 64bit Floating-point registers */
149 /* Floating-point status registers */
162 #define ARMV7M_COMMON_MAGIC 0x2A452A45
164 struct armv7m_common
{
168 struct reg_cache
*core_cache
;
169 enum armv7m_mode core_mode
;
170 int exception_number
;
171 struct adiv5_dap dap
;
176 /* stlink is a high level adapter, does not support all functions */
179 /* Direct processor core register read and writes */
180 int (*load_core_reg_u32
)(struct target
*target
,
181 enum armv7m_regtype type
, uint32_t num
, uint32_t *value
);
182 int (*store_core_reg_u32
)(struct target
*target
,
183 enum armv7m_regtype type
, uint32_t num
, uint32_t value
);
185 /* register cache to processor synchronization */
186 int (*read_core_reg
)(struct target
*target
, unsigned num
);
187 int (*write_core_reg
)(struct target
*target
, unsigned num
);
189 int (*examine_debug_reason
)(struct target
*target
);
190 int (*post_debug_entry
)(struct target
*target
);
192 void (*pre_restore_context
)(struct target
*target
);
195 static inline struct armv7m_common
*
196 target_to_armv7m(struct target
*target
)
198 return container_of(target
->arch_info
, struct armv7m_common
, arm
);
201 static inline bool is_armv7m(struct armv7m_common
*armv7m
)
203 return armv7m
->common_magic
== ARMV7M_COMMON_MAGIC
;
206 struct armv7m_algorithm
{
209 enum armv7m_mode core_mode
;
211 uint32_t context
[ARMV7M_LAST_REG
]; /* ARMV7M_NUM_REGS */
214 struct armv7m_core_reg
{
216 enum armv7m_regtype type
;
217 struct target
*target
;
218 struct armv7m_common
*armv7m_common
;
221 struct reg_cache
*armv7m_build_reg_cache(struct target
*target
);
222 enum armv7m_mode
armv7m_number_to_mode(int number
);
223 int armv7m_mode_to_number(enum armv7m_mode mode
);
225 int armv7m_arch_state(struct target
*target
);
226 int armv7m_get_gdb_reg_list(struct target
*target
,
227 struct reg
**reg_list
[], int *reg_list_size
);
229 int armv7m_init_arch_info(struct target
*target
, struct armv7m_common
*armv7m
);
231 int armv7m_run_algorithm(struct target
*target
,
232 int num_mem_params
, struct mem_param
*mem_params
,
233 int num_reg_params
, struct reg_param
*reg_params
,
234 uint32_t entry_point
, uint32_t exit_point
,
235 int timeout_ms
, void *arch_info
);
237 int armv7m_start_algorithm(struct target
*target
,
238 int num_mem_params
, struct mem_param
*mem_params
,
239 int num_reg_params
, struct reg_param
*reg_params
,
240 uint32_t entry_point
, uint32_t exit_point
,
243 int armv7m_wait_algorithm(struct target
*target
,
244 int num_mem_params
, struct mem_param
*mem_params
,
245 int num_reg_params
, struct reg_param
*reg_params
,
246 uint32_t exit_point
, int timeout_ms
,
249 int armv7m_invalidate_core_regs(struct target
*target
);
251 int armv7m_restore_context(struct target
*target
);
253 int armv7m_checksum_memory(struct target
*target
,
254 uint32_t address
, uint32_t count
, uint32_t *checksum
);
255 int armv7m_blank_check_memory(struct target
*target
,
256 uint32_t address
, uint32_t count
, uint32_t *blank
);
258 int armv7m_maybe_skip_bkpt_inst(struct target
*target
, bool *inst_found
);
260 extern const struct command_registration armv7m_command_handlers
[];
262 #endif /* ARMV7M_H */
Linking to existing account procedure
If you already have an account and want to add another login method
you
MUST first sign in with your existing account and
then change URL to read
https://review.openocd.org/login/?link
to get to this page again but this time it'll work for linking. Thank you.
SSH host keys fingerprints
1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=.. |
|+o.. . |
|*.o . . |
|+B . . . |
|Bo. = o S |
|Oo.+ + = |
|oB=.* = . o |
| =+=.+ + E |
|. .=o . o |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)