tcl/target/stm32(f7/h7)x: do not assume presence of the reset 06/6506/3
authorTarek BOCHKATI <tarek.bouchkati@gmail.com>
Sun, 29 Aug 2021 21:09:46 +0000 (22:09 +0100)
committerTomas Vanek <vanekt@fbl.cz>
Fri, 17 Sep 2021 12:57:57 +0000 (12:57 +0000)
do not force the presence of the reset line, since some custom boards
may do not contain the reset line.

Change-Id: I031ab34012b34a1b49def9db16461f9de0ae29cc
Signed-off-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
Reported-by: Fleck <fleckz@users.sourceforge.net>
Fixes: https://sourceforge.net/p/openocd/tickets/316/
Reviewed-on: https://review.openocd.org/c/openocd/+/6506
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
Tested-by: jenkins
12 files changed:
tcl/board/stm327x6g_eval.cfg
tcl/board/stm32f723e-disco.cfg
tcl/board/stm32f746g-disco.cfg
tcl/board/stm32f769i-disco.cfg
tcl/board/stm32f7discovery.cfg
tcl/board/stm32h735g-disco.cfg
tcl/board/stm32h745i-disco.cfg
tcl/board/stm32h747i-disco.cfg
tcl/board/stm32h750b-disco.cfg
tcl/board/stm32h7b3i-disco.cfg
tcl/target/stm32f7x.cfg
tcl/target/stm32h7x.cfg

index a5e5896b32f4a9dbe26905ad924af0537a641d27..3d522f59d42ef9875d12aad4ba8ead308e2b9aeb 100644 (file)
@@ -8,3 +8,5 @@
 set WORKAREASIZE 0x40000
 
 source [find target/stm32f7x.cfg]
+
+reset_config srst_only
index 3c04d86f0160d3c5f24ef197e2de1cd6eceac90b..b809c5e46cc209fd48d06f355033066c1cddc5c6 100644 (file)
@@ -14,6 +14,8 @@ set QUADSPI 1
 
 source [find target/stm32f7x.cfg]
 
+reset_config srst_only
+
 # QUADSPI initialization
 proc qspi_init { } {
        global a
index 14e89e162e82e8bb5bd00bce46823f7e6342cc8d..5d2c1a46539a662c47a4a43c241d5c0f3ccbab29 100644 (file)
@@ -14,6 +14,8 @@ set QUADSPI 1
 
 source [find target/stm32f7x.cfg]
 
+reset_config srst_only
+
 # QUADSPI initialization
 proc qspi_init { } {
        global a
index cc4334bf4df8575efaac094b3f2a7fa96b08c79f..75dffd8db78105847321c1c89f2e3ae694118e3b 100644 (file)
@@ -14,6 +14,8 @@ set QUADSPI 1
 
 source [find target/stm32f7x.cfg]
 
+reset_config srst_only
+
 # QUADSPI initialization
 proc qspi_init { } {
        global a
index 7d1bc9665c98dea9e34698ed1e40ff075da7ae54..d6cbff465b1a850baf19043f0b2f59e76e57c7e4 100644 (file)
@@ -10,3 +10,5 @@ transport select hla_swd
 set WORKAREASIZE 0x40000
 
 source [find target/stm32f7x.cfg]
+
+reset_config srst_only
index 405e47024a55a8b41768eb93e7f277ab0bd602d7..cb5caa4af7ff8a6a057df6f1a76dccd2713236bd 100644 (file)
@@ -17,6 +17,8 @@ if {![info exists OCTOSPI1]} {
 
 source [find target/stm32h7x.cfg]
 
+reset_config srst_only
+
 # OCTOSPI initialization
 # octo: 8-line mode
 proc octospi_init { octo } {
index 5adcfea1642d096fb010307f46bd1cde9c7c47f5..5a587ae8c589a8dc650e3b40906f76fb0ecc0caa 100644 (file)
@@ -16,6 +16,8 @@ if {![info exists QUADSPI]} {
 
 source [find target/stm32h7x_dual_bank.cfg]
 
+reset_config srst_only
+
 source [find board/stm32h7x_dual_qspi.cfg]
 
 $_CHIPNAME.cpu0 configure -event reset-init {
index 22fd74aeae9d41df8ade67734f0bcd4b9f4bcd5a..698ef58846ba6a3ccbc2502da497252be15bbf9f 100644 (file)
@@ -16,6 +16,8 @@ if {![info exists QUADSPI]} {
 
 source [find target/stm32h7x_dual_bank.cfg]
 
+reset_config srst_only
+
 # QUADSPI initialization
 # qpi: 4-line mode
 proc qspi_init { qpi } {
index e6062035aea87179b0d8229ee7b15a92e12338f9..609cf3853786a7d1d48e39d217bf7e11004fcebe 100644 (file)
@@ -16,6 +16,8 @@ if {![info exists QUADSPI]} {
 
 source [find target/stm32h7x.cfg]
 
+reset_config srst_only
+
 source [find board/stm32h7x_dual_qspi.cfg]
 
 $_CHIPNAME.cpu0 configure -event reset-init {
index e5512eade0f56a078168691a6fcd66306eac6d8b..0c4cc23bebde7c6e7527ebb8b875fcbe64939cff 100644 (file)
@@ -17,6 +17,8 @@ if {![info exists OCTOSPI1]} {
 
 source [find target/stm32h7x_dual_bank.cfg]
 
+reset_config srst_only
+
 # OCTOSPI initialization
 # octo: 8-line mode
 proc octospi_init { octo } {
index 3c7679de253b5d22c17445edfcf579870d6a4dc9..91ab2891ba48d9d53b57cdab3992ba5c8d5edefe 100644 (file)
@@ -82,7 +82,7 @@ if {[using_jtag]} {
 #
 # This target is compatible with connect_assert_srst, which may be set in a
 # board file.
-reset_config srst_only srst_nogate
+reset_config srst_nogate
 
 if {![using_hla]} {
    # if srst is not fitted use SYSRESETREQ to
index 877976c1acca3f8da61c0ac2251200422b73828d..f2a5c42c6d7386e616a4936a6849274c3cffcc25 100644 (file)
@@ -142,7 +142,7 @@ if {[using_jtag]} {
 # usage does not work with HLA, so is not done by default. That change could be
 # made in a local configuration file if connect_assert_srst mode is needed for
 # a specific application and a non-HLA adapter is in use.
-reset_config srst_only srst_nogate
+reset_config srst_nogate
 
 if {![using_hla]} {
    # if srst is not fitted use SYSRESETREQ to

Linking to existing account procedure

If you already have an account and want to add another login method you MUST first sign in with your existing account and then change URL to read https://review.openocd.org/login/?link to get to this page again but this time it'll work for linking. Thank you.

SSH host keys fingerprints

1024 SHA256:YKx8b7u5ZWdcbp7/4AeXNaqElP49m6QrwfXaqQGJAOk gerrit-code-review@openocd.zylin.com (DSA)
384 SHA256:jHIbSQa4REvwCFG4cq5LBlBLxmxSqelQPem/EXIrxjk gerrit-code-review@openocd.org (ECDSA)
521 SHA256:UAOPYkU9Fjtcao0Ul/Rrlnj/OsQvt+pgdYSZ4jOYdgs gerrit-code-review@openocd.org (ECDSA)
256 SHA256:A13M5QlnozFOvTllybRZH6vm7iSt0XLxbA48yfc2yfY gerrit-code-review@openocd.org (ECDSA)
256 SHA256:spYMBqEYoAOtK7yZBrcwE8ZpYt6b68Cfh9yEVetvbXg gerrit-code-review@openocd.org (ED25519)
+--[ED25519 256]--+
|=..              |
|+o..   .         |
|*.o   . .        |
|+B . . .         |
|Bo. = o S        |
|Oo.+ + =         |
|oB=.* = . o      |
| =+=.+   + E     |
|. .=o   . o      |
+----[SHA256]-----+
2048 SHA256:0Onrb7/PHjpo6iVZ7xQX2riKN83FJ3KGU0TvI0TaFG4 gerrit-code-review@openocd.zylin.com (RSA)